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Abstract 
In semiconductor manufactur ing industry, machines are always shared by different 
types or entries of product. I t requires making a setup changeover or reconfiguration 
before processing a different product. Most of the dispatching policies found in l i tera-
ture, assume setup t ime is negligible or is included in its step processing t ime. Under 
the assumption of zero setup t ime, one of the policies, Least Slack policy, performs 
well in reducing mean and variance of cycle t ime, which are two of major performance 
evaluation indices in the semiconductor industry. 
In this thesis, we have studied a general s i tuat ion where machines process a dif-
ferent type or entry of product w i t h a non-zero setup t ime. Based on the Least Slack 
policy, we have developed a new class policy called Least Weighted Mean Slack policy, 
which considers the machine setup. We have introduced two newly defined variables, 
namely weighted factor and batch size, to control the number of setup changeover in 
variable mode and fixed mode respectively. Simulat ion studies are carried out to eval-
uate the performance of the developed policy. Three models, one is simple art i f ic ial 
model and others are real models of semiconductor assembly and testing processes, 
are bui l t up for the simulat ion studies. Simulat ion results have indicated the policy 
outperforms other widely used policy, include F i rs t - In-F i rs t -Out and Least Slack poli-
cies, in term of mean and variance of cycle t ime. Mul t ivar iate analysis of variance is 
carried out and the results showed that the developed policy gives significant effects 
in reducing mean and variance of cycle t ime. 
The developed policy is further expanded to handle another realistic situation, due 
date window. We have defined the slack window to deal w i th the due date window 
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Product ion planning and scheduling problem is one of the challenging research ar-
eas in semiconductor manufactur ing industry. The unique features of semiconductor 
manufactur ing make i t different f rom the general scheduling problems. One of them 
is the complicated process flow. Different products have different process flows and 
each process flow has a number of steps. Moreover, for a re-entrant shop, where the 
products may enter a machine several times for processing, the re-entrant feature 
increases the complexity further. Another feature that makes the si tuat ion compli-
cated is machine sharing. For economic consideration, semiconductor manufacturing 
machines are always shared by many products or a product at different stages of its 
manufacturing process. Different products compete for the use of the machines and 
they have different requirements to the machines. The machines need to make a setup 
changeover before producing a different (type or entry) product. When the machine 
finishes its current operation o f a p r o d u c t , i t makes setup changeover i f necessary and 
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processes the next await ing product. The setups include obta in ing/ re turn ing tools, 
running pi lot lots, posit ioning and inspecting material , adjust ing tools and cleanup. 
The setup t ime is much longer when compared w i t h its processing t ime. We know 
that setup t ime is a non-product ion period and occupies a certain amount of machine 
capacity. I f we reduce the number of setups to a suitable level, we can in t u rn in-
crease its product ion fine and improve the cycle t ime measures. I t is, therefore, an 
impor tant issue to control the number of setups to improve overall efficiency of the 
system. 
Mean and variance of cycle t ime are two major performance evaluation indices in 
the semiconductor industry. Management always seeks for a solution in reducing mean 
and variance of cycle t ime. Cycle t ime is defined as the amount of t ime a product 
spends in the system, that is the t ime elapsed between the release of a product into the 
system and the emergence as a finished product f rom the system. In semiconductor 
industry, wafers are produced in a clean room to get r id of contamination. There 
is always a technological need to have a shorter cycle t ime. The shorter the cycle 
t ime, the fewer chance the wafers are exposed to aerial contaminants while wai t ing 
for processing, which results in a smaller yield loss. Besides, reducing mean cycle 
t ime improves the company's abi l i ty to respond to changing customer demands and 
thus satisfies customer requirements. From the Li t t le 's Law [1], we know that w i th 
the same level of throughput, a shorter cycle t ime gives a smaller work-in-process 
inventory, which in tu rn reduces the capital t ied up and space occupied in the plant. 
Moreover, w i t h a shorter cycle t ime, a lower inventory level needs to be maintained for 
downstream operations. Reducing the variance of cycle t ime is also another cr i t ical 
issue in semiconductor manufacturing industry. Smaller variance of cycle t ime results 
in a higher predictabi l i ty on the completion t ime of the product. The management can 
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assure tha t the products are finished w i th in a certain period. W i t h better predict ion 
on cycle t ime o f t he products, higher on-t ime delivery rate and better customer service 
can be achieved. 
Manufactur ing systems are usually controlled in two ways. F i rs t ly by input control 
policy, i t determines when new products are to be released into the system. Second 
is the dispatching pol icy which schedules and controls the products already in the 
system. When the machine becomes available for next processing, dispatching pol icy 
decides which product is processed next f rom a set of jobs await ing service. One of 
the dispatching policies, Least Slack policy [2], is known to perform well in reducing 
mean and variance of cycle t ime. I t is under an assumption that no setup is required 
before producing a different product. 
As aforementioned, this thesis reviewed the dispatching pol icy in a more general 
si tuat ion where the machine requires setup changeover when producing a different 
type or a different entry of product. We consider a semiconductor manufactur ing 
system where a product requires repetit ive use of several similar process operations. 
The manufactur ing system produces mul t ip le products and the machines require non-
zero setup t ime to switch f rom producing one type of product to another. We have 
developed a new slack based dispatching policies incorporat ing setups which perform 
well in reducing mean and variance of the cycle t ime. Moreover, we have further 
extended our policy. As, in the l iteratures on scheduling, i t is common to assume 
due-date is an exact date. However, in practice, the completion of order is usually 
acceptable wi thout any penalty over t ime durat ion. The due-time durat ion is known 
as due-date window. We have further expanded the developed slack based policies to 
deal w i t h this realistic s i tuat ion and take the due-date window into consideration. 
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1.2 Literature Review 
I n semiconductor manufactur ing, most scheduling research treat setup t ime as negli-
gible or as a part of step processing t ime. The dispatching policies do not consider the 
machine setups explici t ly. A l though the analysis is simplif ied w i t h this assumption, 
the solution qual i ty may be overstated for systems which require explicit t reatment 
of setup or machine setup t ime is significant. There is many research study the 
importance on the separate treatment of the machine setup in the scheduling issue. 
Wi lbrecht and Prescott [3] perform simulat ion study and find that sequence-
dependent setup t imes play a cr i t ical role in the performance of a job shop system 
especially when the system operates at or near fu l l capacity. 
Another research on the impact of setup t ime is studied by K i m and Bobrowski [4 . 
Sensitivity analysis of the setup t ime rat io (rat io of mean setup t ime to mean pro-
cessing t ime) is performed on a job shop simulat ion model for bo th ordinary and 
setup-oriented rules. A setup-oriented rule is one that expl ic i t ly considers setup t ime 
in the dispatching decision. The shop performance deteriorated for bo th rules when 
the setup t ime rat io is large. However, the increase in setup t ime rat io had a minor 
impact on customer service measures to the setup-oriented rules than that to the 
ordinary rules. 
F lynn [5] studies the effect of average setup t ime on the output capacity of a shop. 
F lynn implements group technology and sequence dependent setup procedures in the 
simulation model of a manufactur ing shop. Result of the simulat ion model shows 
that smaller average setup t ime leads to a reduction in average machine ut i l izat ion. 
The lower machine ut i l izat ion represents a significant benefit that allows the system 
increase its output . Reduction in setup t ime also leads to an improvement on average 
cycle t ime and due date performance. The impact of setup on the dispatching policy 
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is so impor tant that the setup issue should be considered in the scheduling. 
In the review paper conducted by Uzosy, Lee and Mart in-Vega [6], authors suggest 
one of the future research areas in shop floor control of semiconductor manufactur ing 
is the dispatching mle w i t h machine setup nature. Uzosy et. al. present that most 
dispatching rules tested or used in the semiconductor manufactur ing do not consider 
the sequence-dependent nature of machine setups. I t is an impor tant characteristic 
for a dispatching rule to have a forward v is ib i l i ty to take the advantage of the setup 
similarit ies. 
In the rest of this section, we review the l i teratures in two directions. First , we 
review the ordinary dispatching policies and those l i teratures assume zero setup t ime 
or setup t ime is included in i ts processing t ime. In second section, we review the 
l iteratures that work on the setup-oriented dispatching polices. 
1.2.1 Ordinary Dispatching Policies 
One o f the earliest studies on the evaluation of dispatching policy is made by Conway [7 • 
Conway studies three due date based rules, (i) Earliest Due Date, (i i) Slack, and 
(i i i ) Slack-Per-Operation. A l l three due-date based rules produce a lower variance 
of job lateness than Fi rs t - In-F i rs t -Out rule. In addit ion, Slack-Per-Operation rule 
outperforms than the other two studied rules. 
Wein [8] addresses the impact of scheduling on the performance of wafer fabri-
cation of the semiconductor manufactur ing process and examines both input con-
t ro l and dispatching polices. The study is constrained on bottleneck workstations. 
Different dispatching policies are applied to the bottleneck workstations. For the 
non-bottleneck workstations, the Fi rs t - In-Fi rs t -Out policy is used. Three simulat ion 
models of semiconductor fabricat ion plant, differ by the number of bottleneck work-
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stations, are used to assess the performance of the scheduling policies. The effect of 
dispatching policies is found to vary signif icantly w i t h the type of input control pol icy 
and the number of bottleneck workstations. 
L u and Kumar [9] analyze several dispatching policies by considering due-date and 
buffer priorit ies. Mean and variance of delay are used as the performance measures. 
Last Buffer First Serve policy (LBFS) and Least Slack pol icy (LS) are two of several 
policies to be studied. LBFS attempts to clear parts f rom the system, which may 
minimize the mean delay. LS attempts to make al l parts equally late or early w i t h 
respect to their due dates which may min imiz ing the variance of delay. Simulat ion 
results confirm the intui t ions and show that LBFS and LS perform well in min imiz ing 
mean and variance of delay respectively. 
Lu, Ramaswamy and Kumar [2] develop new dispatching policies for reducing 
mean and standard deviation of cycle t ime. The policies are called Fluctuat ion 
Smoothing Policy for Mean Cycle T ime (FSMCT) and F luctuat ion Smoothing Pol-
icy for Variance of Cycle T ime (FSVCT) . They belong to the class of Least Slack 
policy w i t h part icular choice of parameters. Comprehensive simulat ion studies are 
conducted to examine performance of the suggested policies w i t h other 13 t radi t ional 
policies and followed by statist ical analysis. The suggested F S M C T and FSVCT, 
working w i t h six input control policies, are showed to perform best for reducing the 
mean and standard deviation of cycle t ime in two different models. 
Another research on the slack based dispatching policies is made by K i m et. al. [10 • 
Authors suggest several dispatching policies which are modif ied f rom the widely used 
policies by considering the special characteristics of the wafer fabrication. Results 
show input control and dispatching policies at photol i thography workstation, the 
bottleneck workstation, are more impor tant than that at other stations. One of the 
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suggested policies, Modi f ied Slack Over Est imated Complet ion T ime (MSEC), gives 
best performance for lot dispatching in bott leneck workstat ion. MSEC gives the 
smallest mean of tardiness when compared w i t h earliest due date and other well-
known dispatching policies. 
One of recent research, by Rajendran and Holthaus [11], is made on comparing 
the dispatching policies in dynamic flowshops and jobshops. Rajendran and Holthaus 
consider 13 dispatching rules and three of them are newly proposed. Authors eval-
uate several performance measures, include mean cycle t ime, max imum cycle t ime, 
variance of cycle t ime and other tardiness based measure. One o f t h e proposed policy, 
Ar r iva l T ime Minus Remaining Processing T ime (AT-RPT) , is found to be effective in 
min imiz ing the max imum cycle t ime and variance of cycle t ime. A T - R P T policy has 
the similar idea to the slack. Also, those dispatching rules that include informat ion 
about processing t ime, arr ival t ime and due-date fare very well in min imiz ing many 
measures of performance simultaneously. 
In the l i terature mentioned, the slack based policies perform well in different 
performance measures compared w i t h other policies. However, the studies assume 
there is no setup t ime or setup t ime is included in the processing t ime. The result 
may be overstated when setup t ime is considered explicit ly. 
1.2.2 Setup-oriented Dispatching Policies 
K i m and Bobrowski [4] study the impact on dynamic job shop scheduling when se-
quence dependent setups exist. K i m et al. use simulat ion to study the impact of 
setup on dispatching rules w i th two levels of due date tightness. Four dispatch-
ing rules, (i) Job of Smallest Cr i t ica l Ratio, (i i) Similar Setup, ( i i i) Cr i t ica l Rat io and 
(iv) Shortest Processing T ime are examined. The first two policies are setup-oriented 
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rules and the others are ordinary dispatching rules. Several performance measures 
are evaluated, include setup t ime, number of setups, cycle t ime, proport ion of tardy, 
tardiness and other cost related measures. K i m et. al. point out that ordinary dis-
patching rules could not provide performance as good as setup-oriented rules. The 
setup-oriented policies yield fewer number of setups than the ordinary dispatching 
rules. I n addit ion, to achieve a better due date performance, the study shows that 
due date in format ion should be included in the dispatching decision. 
K i m , Lee and K i m [12] develop a dispatching pol icy called Loop Workload Leveling 
policy (LWL) . The study is constrained on the bottleneck workstations. L W L policy 
attempts to balance the flow or the workloads of workstations and is applied to the 
mask scheduling process. Mask scheduling process is to determine the t ime to change 
masks or to start a new type of lots among those in the queue of a photol i thographic 
expose workstation. A wafer fabricat ion model w i t h 24 workstations is used to study 
the performance of the suggested policy on three measures: throughput rate, work-in-
process inventory and cycle t ime. Setup t ime (mask changing t ime) is separated f rom 
the processing t ime in the bottleneck workstations. In other workstations, however, 
the setup t ime is included in its processing t ime. L W L is found to outperform than 
Fi rs t - In-Fi rs t -Out policy and Shortest Remaining Processing T ime policy. Moreover, 
K i m et. al. conduct addit ional simulat ion study on different levels of setup t ime. L W L 
gives better performance on the throughput rate than other two policies when setup 
t ime is more significant. 
Benjaafar and Sheikhzadeh [13] address the impact of scheduling policies on 
batch size decisions in a mul t i - i tem product ion system and also investigate the jo in t 
effect of scheduling policies and batch sizing decisions on product ion cycle t ime. 
Benjaafar et. al. compare Fi rs t - In-Fi rs t -Out policy w i t h Group Scheduling policy (GS) 
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in reducing cycle t ime and increasing product ion rates. Batching parts that have 
similar manufactur ing requirements can reduce the frequency of setups, which in 
t u rn reduces the cycle t ime and provide greater product ion capacity. However, 
Benjaafar et. al. point out tha t excessive batching can lead to performance deterio-
rat ion. Group Scheduling pol icy can provide substantial improvements in cycle t ime 
and product ion rate compared w i t h F i rs t - In-F i rs t -Out policy. GS policy processes 
different type of products in a cyclic order fashion and i t makes no consideration on 
the urgency of the products. 
Liao and Yu [14] suggest a heuristic method for the scheduling problem w i t h 
sequence dependent setup t ime and mul t ip le class in a plastic industry. The heuristic 
method considers the due date of products, its setup and the slack value for second 
sequencing. The suggested heuristic is applied to a factory which gives 10 to 15 
percent reductions in to ta l setup t ime. 
Olsen [15] considers a multiclass system where many job classes share a single 
server and a setup t ime is incurred whenever the server changes the setup. Olsen 
presents a simple heuristic procedure for scheduling multiclass product ion systems 
w i t h setups dynamically. The procedure uses the scaled age to determine the queue 
to serve next where the age is the t ime each product has been wait ing. The heuristic 
procedure is tested w i t h art i f ic ial and industr ia l data sets. I t shows that the procedure 
performs well not only in mean wai t ing t ime, but also in variance of wai t ing t ime. 
In the l iteratures mentioned, the policies suggested by K i m and Borowski [4 
and Benjaafar [13] only consider the machine setup wi thout consider any about the 
product information, like due-date. These simple setup oriented policies may not 
have a fu l l picture to improve the system performance. On the other hand, the 
two heuristic methods not only consider the machine setup, but also take the slack 
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and age of products in to account. These make the consideration much complete. 
However, they are problem dependent and may not be appl ied in general s i tuat ion. 
A comprehensive review on scheduling involv ing setup considerations can be found 
in Al lahverdi , Gup ta and Aldowaisan [16 . 
1.3 Organization of Thesis 
The rest of this thesis is organized as follows: I n chapter 2, we first discuss the Least 
Slack pol icy and show how i t can reduce the mean and variance of cycle t ime. We also 
present the newly developed slack based policies and provide an i l lustrat ive example 
to demonstrate the mechanism of the policies. A t the end of chapter, we expand 
our policies w i t h considerations of the due window instead of the exact due date. I n 
chapter 3，three s imulat ion models for evaluating the policies are described. We also 
discuss the experiment settings of the simulat ion. Chapter 4 reports the s imulat ion 
results and presents the stat ist ical analysis to indicate the significance of s imulat ion 
results. Final ly, in chapter 5, we discuss an experimental implementat ion o f t h e pol icy 
and we end the thesis w i t h concluding remarks. 
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Chapter 2 
Slack Based Policies 
I n this chapter, we first introduce the notat ion that w i l l be used. We then give 
the def ini t ion of slack and discuss the mechanism of Least Slack policy. A brief 
discussion is given on how Least Slack pol icy can reduce the mean and variance 
of cycle t ime. W i t h the definit ion of slack, we discuss the developed policies that 
incorporate setup: (i) Least Weighted Slack (LWS), (i i) Least Mean Slack (LMS) and 
(i i i ) Least Weighted Mean Slack (LWMS), where LWMS policy is the general case 
of LS, LWS, and LMS. We also discuss how LWMS policy can reduce the mean and 
variance of the cycle t ime. A n example is given to i l lustrate how the policies worked 
and show the potent ial improvement made on the system. Before the end of this 
chapter, we discuss the expansion of LWMS policy to deal w i t h due-date window. 
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2.1 Definition of Slack 
Before discussing the Least Slack policy, we first give the def ini t ion of slack. The 
fol lowing notat ion is used to define the slack and describe the system in later chapters. 
T the planning horizon 
t the current t ime 
m the number of machines in the system 
n the number of product types produced in the system 
dj the demand rate of product type j 
Cj the cycle t ime of product type j 
lj the batch size of product type j 
6¾ the setup t ime of machine i for product type j at the r , " entry 
plj the processing t ime of product type j on machine i at the r*," entry 
blj the buffer where product type j to be processed on machine i at the 
rth entry are stored 
A^  the mean failure rate of machine i 
l_Li the mean repair rate of machine i 
s^ the slack value of product k of type j 
Tj the release t ime of product k of type j to the system 
Qj the estimate of remaining processing t ime in the system of a product type j of 
r^ entry wai t ing at buffer 6-^ - to be processed on machine i 
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Figure 2.1: Simplif ied Product Flows w i t h Buffers 
We could imagine there are many buffers in front of each machine as shown in 
Figure 2.1. For a product k of type j in a buffer, the expected finish t ime is equal to 
r^ + Cj. The expected finish t ime can be considered as the due date of the product. 
I f current t ime is t, rj + Cj — t is the remaining t ime un t i l the due-date. Remaining 
t ime unt i l the due-date minus the remaining processing t ime, r^ + Cj - t - Qj, gives 
the relative urgency of the product. This amount can be treated as the slack value of 
the product. Product w i t h the smallest slack value is most urgent. A t any moment, 
t is common across al l products and can be ignored. Thus, the slack value of product 
k of type j wai t ing for its r ^ entry at machine i is defined as 
4 = r^ + Q - C ^ (1) 
2.2 Least Slack Policy (LS) 
Least Slack policy gives highest pr ior i ty to product w i t h smallest slack defined by 
Equat ion (1). When a machine finishes its current job and starts to process next, i t 
should choose the product w i t h smallest r ^ ^ C j - Q j as this product is the most risky 
being late. The machine should select product has the least value of slack and pick i t 
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to process. I n other words, for machine i, the product k having the least slack s\^ in 
al l buffers b^ is the candidate to be loaded next. This pol icy is similar to F luc tuat ion 
^J 
Smoothing Policy for Variance of Cycle T ime in L u et. al. [2 . 
Lu et. al. [2] argue that LS pol icy in the presence of zero setup t ime can lead 
to a reduction in the mean and variance of cycle t ime. In queuing theory, i t is well 
known that the delay experienced by product at a server is caused by variations in 
the interarr ival t ime to the server. This var iat ion in the interarr ival t ime is known 
as burstiness of arrivals. LS pol icy attempts to reduce the burstiness of arrivals of 
each buffer which reduce wai t ing t ime of the products at the server. Cycle t ime is 
composed of processing t ime and wai t ing t ime. Reduction in wai t ing t ime results in 
a shorter cycle t ime. Thus, LS policy is a good candidate for reducing the mean cycle 
t ime. 
Slack value can be considered as a measure of the relative urgency of the product. 
LS policy chooses the product w i t h smallest value of slack to be the candidate for 
next processing. I n other words, i t at tempts to make every lot equally late or equally 
early. When all lots are either equally late or equally early, the variance of lateness 
w i l l be smaller. Smaller variance of lateness gives a smaller variance of cycle t ime. 
A complete proof of Least Slack policy in reducing the mean and variance of the 
cycle t ime, given by the L u et. aL [2], can be found in Appendix A. 
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2.3 Least Weighted Slack Policy (LWS) 
2.3.1 Definition of Weighted Slack 
We define a new variable called weighted factor, w, where 0 < w < 1. Weighted 
factor is the discount rate gives to the slack of the product tha t matches the current 
machine setup. Weighted slack is defined as 
f 
sL^ — w 5-^ i f machine i already setup for product k 
U LJ 
slj{w) — of type j at r^ entry (2) 
5 ^ otherwise u 
Note tha t th is provides a w% reduct ion in the slack regardless whether s^j" is 
posit ive or negative. 
2.3.2 Policy Mechanism and Discussion 
LWS has the simi lar idea as Least Slack policy. I t gives highest p r io r i t y to the product 
has smallest weighted slack defined by Equat ion (2). A discount rate w is given to 
those products tha t match the current machines setup to make the slack value much 
smaller. These products w i l l have higher chance to be chosen for next processing. 
The pol icy not only gives pr io r i t y to the products having least slack but also 
favors the products for which the machine is already set up. A natura l batching of 
products takes place for each product type at each machine. The size of the batching 
is variable which depends on the value of weighted factor and the values of slack of 
various products complet ing for machine. 
When weighted factor equal to zero {w = 0), LWS is changed back to Least Slack 
policy. I n this s i tuat ion, there is no consideration of the machine setup. The pol icy 
then gives pr ior i ty according to the slack value only. 
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2.4 Least Mean Slack Policy (LMS) 
2.4.1 Batch Size and Its Lower Bound 
LWS and LS policies treat every indiv idual product as candidates for next processing, 
and LWS operates in a variable batch-sizing mode. However, Least Mean Slack 
policy (LMS) treats every type of products (i.e., buffers) as candidates for the next 
processing. LMS operates in a fixed batch-sizing mode. We define another variable 
called batch size l j . Batch size is the number of products produced as a batch between 
every setup change. The lower bound of the batch size is discussed next. 
Batch size cannot be too small to violate the capacity constraint. We assume that 
the batch size of the product types is proport ional to its demand, ^ = A. Wi thou t 
loss of generality, we assume di < 0¾ < • •. < ‘ Dur ing the planning horizon, the 
available capacity on machine i is ^ f ^ . The tota l workload on machine i is J2j UjdjT 
where Uj = Y,%i Pij and 6ij is the number of entries of product type j on machine 
i. Number of setups on machine i for product type j is 茅 and to ta l amount of t ime 
spent on setups for all products is J2 j ^ H j where j i j = Y1%^ 6¾. The inequality, 
sum of the tota l workload and to ta l setup is less than the available capacity, must be 
satisfied, 
E M , T + E f , ) . ^ -
j 3 J 
E w + 5 E � ‘ ^ 岳 、 j j 
. \ X^j ^ij yj-
^ - 念 - 鍋 於 
. \ r T.j ^ij \ 
A > m a x ^ - •十 ^ f 
‘ 、 念 - 1 ^ ] 她 ) 
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Thus, considering a l l the machines in system, 
Let r = m p c { i ^ f } (3) 
‘ ^ Xi+f^i 2_>j%%J 
i j > \ r d , ] V j (4) 
W i t h the machine fai lure and repair rate, setup t ime, and processing t ime, equa-
t i on (3) and (4) give the lower bound of the batch size. 
2.4.2 Policy Mechanism and Discussion 
A l l products in each buffer are sorted and arranged in an increasing order of their 
slack value. The number of products in each buffer is determined as g(6^). We let 
SB{blj) be the t o ta l slack of a batch of products for buffer 6¾. The to ta l slack is 
defined as 
她.）=<^ ^々  卿 4 (5) 
E S ^ 4 + (h - 9(¾))^ if ¢(¾) < lj 
V 
^ is the largest slack among al l products for a l l buffers of machine i. I t is a penal ty 
given to those product types tha t cannot f o rm a fu l l batch. Thus, the mean slack, 
s_B(b;j) can be defined as follows. 
嗎 二 ^  (6) 
h 
L M S gives highest p r io r i t y to the batch of products w i t h smallest mean slack. When 
a machine finishes i ts current job, i t chooses the batch of product w i t h the smallest 
mean slack among al l product types to process. The machine processes the products 
w i t h i n the batch according to their ind iv idua l slack value; the most urgent one is 
processed first. The mean slack measures the earliness or the lateness of a batch of 
products whereas the slack measures every ind iv idua l product . 
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L M S requires the machine to process certain number of products w i t h same setup 
type before making a setup changeover. I n result, i t reduces the frequency of the 
setup changeover. Note tha t LS pol icy is a special case of L M S pol icy w i t h batch size 
equal to one. 
2.5 Least Weighted Mean Slack Policy (LWMS) 
2.5.1 Definition of Weighted Mean Slack 
By combining LWS and LMS, f rom Equat ion (2) and (6), we have Least Weighted 
Mean Slack pol icy (LWMS). We let S s i w , 6¾) be the weighted mean slack of a batch 
of product for buffer h\y The weighted mean slack is defined as 
f 
s~B(b^i) — ^ 1<¾(¾)! i f machine i already setups for product k 
J J 
SB(w,blj) — of type j at r^ ^ entry (7) 
、s-B{b^j) 
2.5.2 Policy Mechanism and Discussion 
The mechanism o f L W M S is the combinat ion of those o f L W S and LMS. A l l products 
in each buffer are arranged in an increasing order by their slack value and number of 
products in each buffer are determined. The batch of each type of products are found 
out and their mean slack are calculated. A w% reduction is given to the product 
types that match the current machine setup. The batch of products w i t h smallest 
weighted mean slack is the candidate for the next processing. The machine processes 
the products w i th in a batch according to their ind iv idual slack value, product w i t h 
smallest slack value is processed first. 
LWMS is the general case of the LS, LWS and LMS policies. By sett ing different 
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Policy Weighted Factor Batch Size 
T S 0 i 
LWS 0 < w < 1 1 
L M S 0 一 any 
Table 2.1: L W M S - General Case of LS, LWS and L M S 
value of the weighted factor and batch size, L W M S can be t ransformed back into LS, 
LWS and L M S policies. LS is same as the L W M S pol icy by mak ing no consideration 
on the current machine setup, w = 0 and no batching for al l type of product , lj = 1 
for al l j . LWS can be obtained by mak ing no batching of al l type of products, tha t 
is batch size equal to one lj = 1 for al l j . W i t h o u t considering the current machine 
setup, by le t t ing w = 0，LWMS is t ransformed to LMS. Table 2.1 gives the summary 
how L W M S can be transformed to LS, LWS and L M S by sett ing different values of 
weighted factor and batch size. 
L W M S is s imi lar to L M S where i t requires the machine to process a certain number 
of products before mak ing a setup changeover. I t not only gives pr io r i t y to the batch 
o fproducts having least mean slack, i t also favors the batch o fp roduc ts which matches 
the current machine setup. Table 2.2 shows the coverage of different policies. L W M S 
pol icy has a fu l ly coverage when compared w i t h other slack based policies. I t considers 
the urgency of ind iv idua l product as LS policy. Moreover, i t takes the setup issue 
into account by considering the current machine setup and the batching of product. 
W i t h suitable value of weighted factor and batch size, L W M S can reduce the number 
of setups by the realized batch size and lead to a reduct ion in mean and variance of 
cycle t ime. 
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Policy Urgency of Product Current Machine Setup Batching of Product 
T S 7 ^ 
LWS \ j x/ 
LMS \ j \ l 
LWMS 丄 y y 
Table 2.2: Coverage of LS, LWS, LMS and LWMS Policies 
Mean and Variance of Cycle Time 
Realized batch size of LWMS is affected by the variable batching from the weighted 
factor and fixed batching f rom the batch size. The larger the batch size and weighted 
factor, the larger the realized batch size is. In the scheduling theory [17], for system 
having setups, the large batch size reduces number of setups and gives a smaller 
overall cycle t ime. However, larger batch in tu rn increases the burstiness. From 
queuing theory, in a system where there is no setup t ime for services, the larger 
arr ival burstiness gives the longer cycle t ime. The large batch size can help to reduce 
the cycle t ime by reduce the number of setups. On the other hand, the large batch 
size increases the burstiness of arr ival that lengthen the cycle t ime. 
Large batch size gives an increase in the arr ival burstiness, i.e., the more variations 
i i i the arrival of the machine. Besides lengthen the mean cycle t ime, from queuing 
theory, the burstiness also increase the variance of cycle t ime. A suitable batch sizing 
should lead to good system performance in term of mean and variance of cycle t ime. 
Number of products processed between every setup changeover is controlled by 
the weighted factor and batch size. The larger the weighted factor or the batch size, 
more same setup type products are processed between setup. When setup t ime is 
long, we should have fewer number of setup to keep the machine ut i l izat ion rate. 
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Figure 2.2: I l lustrat ive Example 
long. 
2.6 Illustrative Example 
We provide an example here to i l lustrate the mechanism of different policies, LS, 
LWS, LMS and LWMS. In addit ion, we use the example to demonstrate different 
policies used can result in different number of setups. 
In the example given in Figure 2.2, there are eight products which belong to three 
types: A, B and C. The value in bracket is the slack value of that product. There 
is one server in the system and i t can only process one product each time. The 
in i t ia l setup of the server is type B. Processing t ime and setup t ime are one and two 
unit respectively. Different policies are studied to demonstrate the mechanism and 
potential improvement. 
LS Policy 
LS policy sorts the products according to their slack value only. As C(1) is the product 
w i th smallest slack, i t is processed first. The server changes its in i t ia l setup from B 
to C. After processing C(1), i t change setup to B to process B(2). The procedure is 
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so on and the sequence is shown as follows. 
START ^ C^W 办 B{2) ^ C ( 3 ) 令 召 ⑷ 糸 A{A) — ^1(5) ^ C ( 5 )令 B{6) 
The negated arrow 办 represents a setup takes place. The ordinary arrow represents 
same type of product is processed w i th no setup change. In all, there are seven times 
of setup changeover. The mean cycle t ime calculated is 12.625 and standard deviation 
of cycle t ime is 6.301. 
LWS Policy 
LWS policy considers the current machine setup. We take w = 0.3 in this example. 
The selection of first two products is same as the previous case. When product B(2) 
is finished, the current setup of server is B. Products of type B are given a reduction 
w. B(4) has weighted slack 2.8 which is the smallest among all awaiting products. 
Server keeps on processing product type B. The resulted sequence is given below and 
there are five times of setup changeover in total . 
START ^。⑴令 B{2) ^ 召 ⑷ 办 C ( 3 ) ^ C ( 5 ) ^ A{A) ^ A{5) ^ B{6) 
The mean and standard deviation of cycle t ime 10.500 and 5.043 respectively. 
LMS Policy 
For each type of products, products are sorted according to its slack value and the 
products w i th in the batch size are grouped to form the batch. In this example, we 
assume all three types ofproduct have batch size of three. Products cannot form a fu l l 
batch is given a penalty, largest slack among all products. In this example, products 
of type A cannot form a fu l l batch. I t is given a penalty w i th slack equal to six. Detai l 
calculation of the mean slack of each type of product is shown in Table 2.3. The slack 
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underl ined indicates i t is only a penalty and not a real product . The sequence of 
Product Batch Mean~~ 
Type Slack Size Slack 
A 4 5 6 3 15/3 = 5 
B 2 4 6 3 12/3 = 4 
C 1 3 5 3 9 /3 = 3 
Table 2.3: Mean Slack Calculat ion of I l lust rat ive Example 
the batch is determined by the batch slack and the server should process products in 
order C, B and A . A n d the sequence w i t h i n a batch is determined by ind iv idua l slack 
value of each product . I n all, we get fo l lowing sequence w i t h three t imes of setup 
changeover and the mean and standard deviat ion of cycle t ime are 8.250 and 4.062 
respectively. 
START 糸 C^1) — C{3) ^ C(5) ^ B{2)—召⑷—B(6) ^ 成4 ) — A(5) 
LWMS Policy 
L W M S makes use of the mean slack value ( f rom Table 2.3) and take the setup into 
effect. The in i t i a l setup is type B, so batch of products of type B is given a reduction. 
The weighted mean slacks are l isted in Table 2.4. The sequence of the batch is 
Weighted 
Product Type Mean Slack Mean Slack 
A 5 5 
B 4 2.8 
C 3 3 
Table 2.4: Weighted Mean Slack Calculat ion of I l lustrat ive Example 
determined by the weighted mean slack and products w i t h i n a batch are sorted by 
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their indiv idual slack value. The sequence is as follows w i th two times ofsetup change. 
START ^ B{2) — ^ ^ ⑷ 4 B ( 6 ) 糸 ^；⑴— C ( 3 ) — C(5) ^ A(4) — ^ ( 5 ) 
The mean and standard deviation of cycle t ime are 6.250 and 4.062 respectively. 
In this example, LS policy takes seven times of setup change. However, LWS, LMS 
and LWMS take five, three and two setups changeover respectively. They are less than 
that of LS policy. W i t h different policies, the mean and standard deviation of cycle 
t ime achieved are different. LWMS policy gives much smaller mean and standard 
deviation of cycle t ime. We can see that , in the presence of nonzero setup t ime, 
dispatching policies incorporating setups do have impact on the system performance. 
2.7 Due-date Window Expansion 
In this section, we demonstrate how to expand the developed policies. We first discuss 
the due-date window. Formulation of slack window is introduced and we show how 
to expand our policies to consider the due date window. 
2.7.1 Due-date Window 
In the l i terature on production planning and scheduling, most of the research assume 
job is due at a part icular instant in t ime. The due date of job is an exact date. 
However, in realization, customer usually does not require the job being finished at 
an exact t ime instant. They would like to have the job being finished w i th in a period. 
The completion of job is usually acceptable over t ime duration. No penalty is given 
for the job that is finished wi th in the t ime duration. This t ime durat ion is called 
due window [18]. Products belong to same due date window are treated as equally 
important, see Figure 2.3. Least Weighed Mean Slack policy considers the slack in 
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0 I ‘ ‘ Due Date 
Figure 2.3: Due Date W i n d o w 
t ime instant and not a durat ion. I r i order to deal w i t h th is realistic s i tuat ion, Least 
Weighted Mean Slack pol icy is expanded to handle the due date window. 
2.7.2 LWMS Policy: Due Date Window Expansion 
Recall the def in i t ion of slack in Equat ion (1)， 
s-^ = i + c , - c j ^ 
Sum of release t ime and cycle t ime is treated as the expected due date. We can define 
slack in another way by replacing the expected due date w i t h actual due date. Let 
a^ be the due date of product k. Slack, mak ing use of the due date of product , can 
be defined as follows, 
5 ^ = V - Q^ (8) 
The def in i t ion given in Equat ion (8) makes use of exact due-date, which is not t ime 
durat ion. I t cannot work w i t h the due date window. As the slack defined in L W M S 
pol icy is i n t ime instant, and not i n durat ion. We need to convert the slack value to 
the slack tha t considers a t ime dura t ion or due date window. We introduce the slack 
window tha t incorporat ing w i t h the due date window, which is defined as follows, 
Ark 
4 = Qk — ^ (9) 
J T 
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Note that ^k is the due date window of product k and r is the durat ion of the due 
date window. We transform the slack value in Equat ion (8) to slack window defined 
in Equat ion (9). 
L W M S policy can work w i t h the due date window by the newly defined slack 
window. The mechanism of the policy is similar as previously discussed except that 
we use slack window instead of slack value to handle the due date window situation. 
As LWMS policy is the general case, LS, LWS and LMS can handle the due date 




Simulat ion studies are carried out to evaluate the performance of the developed poli-
cies. We setup three simulat ion models for the studies. They are two-machines-
two-products model, assembly lines model and micro-chips testing model. Detai l 
descriptions are given in the first section of this chapter. In the section of simulat ion 
experiment description, we give the details sett ing of the simulat ion experiment and 
discuss how we decide the simulat ion settings. 
3.1 Models Description 
3.1.1 Two-Machines-Two-Products Model 
Two-machines-two-products model is a simple art i f ic ial model. There are two ma-
chines and two products in the system. Product one requires operations f rom machine 
one, then machine two and machine one again. Product two requires first operation 
f rom machine two and second operation f rom machine one. The product flow of the 
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Figure 3.1: Two-Machines-Two-Products Model 
Processing T ime 
Step 1 Step 2 Step 3" 
Product 1 0 ^ ^ ^ 
Product 2 0.2 0.1 -
Setup T ime 
Step 1 Step 2 Step ^ 
Product 1 i 0 i~~~ 
Product 2 0.5 1 -
M T B F M T T R 
Machine 1 ~~1 /100 YJ^~~ 
Machine 2 1/80 1/8 
Table 3.1: Specification of Two-Machines-Two-Products Model 
Setup is take place when the machines switch to produce a different type of product. 
The processing t ime, setup t ime, mean t ime between failure ( M T B F ) and mean 
t ime to repair ( M T T R ) are given in Table 3.1. The interarr ival t ime of input for 
product 1 and product 2 are 3.088 and 2.100 respectively. 
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F L O W I “ F L O W I I F L O W I I I F L O W I V F L O W V 
Wafer Mount~~Wafer Mount~~Wafer Mount~~Wafer Mount Wafer Mount 
Oven Oven Oven Oven Oven 
Wafer Saw Wafer Saw Wafer Saw Wafer Saw Wafer Saw 
Die Bond Die Bond Die Bond Die Bond Die Bond 
Epoxy Cure Epoxy Cure Epoxy Cure Epoxy Cure Epoxy Cure 
Wi re Bond Wi re Bond Wi re Bond Wi re Bond Wi re Bond 
Inspection Inspection Inspection Inspection Inspection 
Mold ing Mold ing Mold ing Mold ing Mold ing 
P M C Oven P M C Oven P M C Oven P M C Oven P M C Oven 
Plat ing Dejunk Mark ing Plat ing Dejunk 
Mark ing P la t ing Plat ing T r i m / F o r m Plat ing 
T r i m / F o r m Mark ing T r i m / F o r m Mark ing 
T r i m / F o r m Ring Singulator 
T r i m / F o r m 
Table 3.2: Process Flow of Assembly Lines Model 
F L O W I ~ ~ 28IDF0001 100TQFP0001 80TQFP0001 44QFP0001 
F L O W I I 64QFP0001 64TQFP0001 
F L O W I I I 52QFP0001 
F L O W I V 144TQFP0001 
F L O W V 160MCRQ001 
Table 3.3: Process Flow for Products of Assembly Lines Model 
3.1.2 Assembly Lines Model 
The data of the assembly lines model are collected f rom the assembly process of 
Motorola Semiconductor Hong Kong Limi ted. The product ion lines have nine product 
families. Each process has ten more steps. There are 226 machines, which belongs to 
58 workstations. The details of products and process flows can be found in Table 3.2 
and Table 3.3. 
The simplest way to study the effect of our policies is to apply the policies in 
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everywhere of the model. However, there are some l imi tat ions and drawbacks. First , 
some workstations do not require any setup change for producing a different type of 
product. Our pol icy causes no effect to these workstations. Second, i f the processing 
t ime is comparatively longer than the setup t ime, i t is not an impor tant issue to 
consider setup. Th i rd , we also no need to care about the workstations w i t h a very 
low ut i l izat ion rate. I f number of equipments belong to the workstations is large 
compared w i t h the product type, the number of setups required is much less and 
setup is not cr i t ical in this situation. In all, we should choose those workstations for 
applying the policy w i t h the fol lowing characteristics. 
• long queue length 
• fewer number of equipments in the workstat ion 
• large rat io of setup t ime to processing t ime 
T r i m / F o r m is the bottleneck workstat ion of the process and the queuing t ime is in 
the range 85 to 152 minutes. Workstat ion T r i m / F o r m has three equipments and the 
setup t ime requires 20 minutes and the processing t ime for the step is 46 minutes. 
According to the characteristic listed, T r i m / F o r m is a good candidate to apply the 
policies and is chosen for study the effect of the proposed policies. 
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~~ T ime Required 
Temperature Change (minutes) 
Room ^"~、High 30 
Room ^~~>• Low 45 
High ^~~、Low 75 
Table 3.4: Temperature Changing T ime for Micro-Chips Testing Model 
3.1.3 Micro-Chips Testing Model 
The data of the micro-chips testing model are collected f rom the testing process of 
Motorola Semiconductor Hong Kong L imi ted. One of six testing zones is studied. 
I n this testing zone, i t handles more than 100 products w i t h 26 testers. These 26 
testers belong to two types: analog and digital . They are subject to different levels 
of machine breakdown. 
In micro-chips testing, different types of product are tested under different levels 
of temperature: cold, room and high. The temperature changing t ime (setup t ime) is 
given in Table 3.4. Testing t ime for a single chip, however, is about 10 seconds which 
is much shorter than its setup t ime. Figure 3.2 gives the typical test process flow. 
The order of process flow for different types of product may be different. Moreover, 
the testing temperature for different types of product is different in general. For ex-
ample, some products require room temperature testing and followed w i t h acceptance 
sampling. However, some products may require the f inal test to be done in mult ip le 
levels of temperature. There are several products which require room temperature 
testing w i t h sampling, and then low temperature testing w i th sampling. 
The micro-chips testing model has highly complexity of process flows w i t h signif-
icant setup t ime and large competi t ion on the tester. These characteristics make i t 
suitable to be used for the investigation on the effect of the proposed policies. 
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Final Test 
Baking/ Lead Scan/ — VN^ 
LowTempILG* Burn-In ~ ~ ^ T a p e & R e e l ~ ~ 一 M V M 
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RoomTempTest n Lot ^ Vacuum 
Combine Seal 
*ILG is acceptance sampling 
Figure 3.2: Typica l Process Flow for Micro-Chips Testing Model 
3.2 Simulation Experiment Description 
To compare the developed policies w i t h other widely used policies, simulat ion ex-
periments are performed on the three models. In order to obtain meaningful and 
comparable results, the simulations are carried out according to several experiment 
settings. 
For each model, same set of random seeds is used for al l s imulat ion experiments 
on different policies. I t is to ensure the obtained results experience the same random 
effects which ensure the results of different policies are consistence and comparable. 
In i t ia l condit ion, the state of the system at t ime zero, has significant effect to 
the system performance. Law and Kel ton [19] claim that the performance measures 
depend expl ic i t ly on the in i t ia l condit ion and i t is impor tant in choosing appropriate 
in i t ia l conditions. Schruben [20] says, thought i t is impract ical and impossible, the 
in i t ia l conditions of simulat ion should be randomly selected in accordance w i t h the 
probabi l i ty of their occurrence. However, due to the l imi tat ions in collecting data 
about the in i t ia l conditions, we start the simulations w i t h an empty product ion faci l i ty 
for the three models. There is no inventory and all the machines are up and idle 
32 
Number of Warm-up Simulat ion 
Simulat ion Mode l Replications Period (days) Hor izon (days) 
Two-Machines-Two-Products ^ ^ 365 
Assembly Lines 30 72 365 
Micro-Chips Test ing 25 50 500 
Table 3.5: Replications, Warm-up Period and Horizon of Simulat ion Models 
in i t ia l ly . 
The per iod where results depend on the in i t i a l condi t ion is called warm-up period, 
and the per iod where results do not depend on the in i t i a l condi t ion is called steady-
state period. To get r i d of the in i t ia l izat ion bias, observations obtained dur ing the 
warm-up per iod is discarded and only the remaining observations (steadt-state pe-
r iod) are collected for the stat ist ical calculation. Law and Ke l ton [21] point out tha t 
deletion of some amount of the in i t ia l output in a repl icat ion can be an effective and 
efficient method to get r i d of in i t ia l izat ion bias. Mak ing independent replications can 
be a viable method of analysis in steady-state simulat ion. We fol low the same strategy 
by collecting the steady state statistics in several replications. Several pre l iminary 
simulations are carried out to determine the number of replications, warm-up per iod 
and length of s imulat ion horizon for each model. Results are l isted in Table 3.5. The 
length of the warm-up per iod is determined by using a graphical approach suggested 
by Welch [22]. I t is a moving average procedure tha t loops repeatedly to obtain a rea-
sonably smooth plot . The plots of the three models by Welch's approach are shown 
in Figure 3.3，3.4, and 3.5 
Besides the graphical approach, confidence intervals are constructed to determine 
the warm-up period. Table 3.6, 3.7 and 3.8 l ist the confidence intervals of selected 
t ime indices for two-machines-two-products model, assembly lines model and micro-
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Figure 3.3: Warmup Period of Two-Machines-Two-Products Model 
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Figure 3.4: Warmup Period of Assembly Lines Model 
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Figure 3.5: Warmup Period of Micro-Chips Testing Model 
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Days 95% Confidence Interval 
~ ~ ^ [16.40, 17.84] 
75 [18.47, 20.37] 
150 [19.50, 20.90] 
250 [19.82, 21.39] 
350 l l9.63, 21.09] 
Table 3.6: Confidence Interval of Two-Machines-Two-Products Model 
Days 95% Confidence I n t e r v ^ 
~ ^ [202300, 205946] 
75 [205777, 209293] 
150 [210717, 214038] 
250 [207905, 210217] 
350 [203491，206145] 
Table 3.7: Confidence Interval of Assembly Lines Model 
chips testing model respectively. From the Welch's plots and the confidence intervals 
constructed, we can see that the chosen warm-up period is sufficient to remove the 
in i t ia l izat ion bias and obtain steady state observations. 
For the slack defined in Equation (1), the calculation requires the value of re-
maining cycle t ime, f . For the first replication, we assume the remaining cycle t ime 
is equal to theoretical cycle t ime. By making use of exponential smoothing, we can 
Days 95% Confidence I n t e r v ^ 
" ^ [9360.09, 9550.71] 
50 丨9623.09, 9872.88] 
150 丨9698.37, 9897.42] 
250 [9687.04, 9868.25] 
350 丨9670.53, 9900.40] 
Table 3.8: Confidence Interval of Micro-Chips Testing Model 
35 
determine the remaining cycle t ime for next replication and use i t for the calculation 
of slack. 
To study the performance, we pickup several widely used policies to compare 
w i t h the developed policies. For two-machines-two-products model and assembly 
lines model, we compare our proposed policies w i t h three widely used policies on two 
different setup criteria. 
• F i rs t - In-Fi rs t -Out w i th Setup Regardless (F IFO_REGARD) 
• Random w i t h Setup Regardless ( R A N D O M _ R E G A R D ) 
• Least Slack w i t h Setup Regardless (SLACK_REGARD) 
• F i rs t - In-Fi rs t -Out w i t h Setup Avoidance (FIFO_AVOID) 
• Random w i th Setup Avoidance (RANDOM_AVOID) 
• Least Slack w i t h Setup Avoidance (SLACK_AVOID) 
The definit ion of the three dispatching policies are: F IFO policy is to pickup the 
oldest product in the queue, Random policy picks a product randomly, and Least 
Slack policy is to pick the product w i th least slack which is defined by Equation (1). 
For the setup criteria, setup regardless means setup match is not required. Machine 
selects the highest pr ior i ty product according to the dispatching rule and forces a setup 
changeover i f necessary. Setup avoidance criterion is to match the setup i f possible. 
I f none are found, machines make a setup changeover in favor of the product in the 
queue w i th the highest priori ty, which is determined by the dispatching policy. 
To understand the performance of our developed policies in real application, we 
make use of the micro-chips testing model to compare our policies w i th the current 
practice of the factory, Earliest Due-Date w i th matching setup (EDD_MATCH) . The 
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policy requires the machine to process the highest pr ior i ty product, i.e., earliest due-
date, w i t h a matching setup. I f none are found, the rule forces the machine makes a 
setup changeover for the product w i t h earliest due-date in the queue. 
A l l simulations are performed on two industr ia l standard simulators, M a n S i m / X 
and TestS im/X, developed by T Y E C I N Systems Inc. M a n S i m / X and TestS im/X are 
the simulat ion softwares which are designed for the manufactur ing and testing process 
of semiconductor industry. We make use of the User-Access opt ion in M a n S i m / X 
and TestS im/X to implement the developed policies and adapt various features of 
the models in the system. 
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Chapter 4 
Simulation Result and Analysis 
I n this chapter, s imulat ion results for the three models are first given. The statistics 
include mean cycle t ime ( M C T ) , standard deviation of cycle t ime (SDCT), through-
put , realized batch size and some machine related statistics, and they are given in 
95% confidence intervals. We discuss the performance of the developed policies and 
compared w i t h other widely used policies for the three models. We only present part 
of the results and the complete results can be found in Appendix B. In second sec-
t ion, a series of statist ical analysis is carried out to show the results obtained are 
significant and not caused by the randomization effect. First , we show the weighted 
factor and batch size give significant effects on the mean and variance of cycle t ime. 
Mul t ivar iate analysis of variance ( M A N O V A ) is performed on the three models to 
show the difference on mean and variance of cycle t ime are statistically significant. 
Second, we study the significance on the difference of mean and variance of cycle t ime 
among the tested policies and find out which policy outperforms others. M A N O V A 
studies are carried out to show the significance and followed by Duncan's Mul t ip le 
Range Test to identi fy the out-performer. 
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4.1 Simulation Result 
4.1.1 Two-Machines-Two-Products Model 
Table 4.1 and Table 4.2 l ist the realized batch size, throughput , mean and variance of 
cycle for product one and two respectively. Table 4.3 and Table 4.4 l ist the machine 
ut i l izat ion of the two machines. The values in the bracket fol low LWMS are batch 
size and weighted factor. From the result, we can see that the performance of the 
setup regardless policies are relatively poor when compare w i t h other policies. The 
mean and variance of cycle t ime of the policies are larger than al l other setup oriented 
policies. I n addit ion, the setup percentage of machines are much higher than other 
policies which results in less machine idle t ime. I f we can reduce the number of 
setups changeover, the machines have more idle t ime that in t u rn increases the system 
capacity. The founding agrees to what we state in Chapter 1 that setup can have 
a large impact to the efficiency of the system. Compared w i t h other setup avoiding 
policies, LWMS policy gives smaller difference in term of mean and variance of cycle 
t ime. For the setup percentage of the machines, the difference between our policies 
and the setup avoiding policies is small also. 
4.1.2 Assembly Lines Model 
Table 4.5 and Table 4.6 give the simulat ion results on realized batch size, through-
put , mean and variance of cycle t ime of the two products in assembly lines model. 
Table 4.7, 4.8 and 4.9 show the busy, setup and idle percentage of the three machines 
of the selected workstation, T r im /Fo rm. Similar to the two-machines-two-products 
model, the performance of the setup regardless policies are relatively poor. They 
give large mean and variance of cycle t ime. I n Table 4.8, the setup percentages are 
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"po l icy Batch Size Throughput M C T SDCT 
FIFO_AVOID 2.27 2.29 54.23 5 4 . 5 3 " ~ ^ ~ ~ 6 . 1 6 6.51 6.73 
R A N D O M _ A V O I D 2.27 2.29 54.23 54.53 6.00 6.08 6.88 7.16 
SLACK-AVOID 2.24 2.26 54.25 54.55 6.00 6.07 6.92 7.16 
F IFO R E G A R D 1.82 1.83 53.92 54.24 67.68 7 8 . 0 0 " ~ 3 ^ ~ ~ 4 7 . 7 4 
R A N D O M _ R E G A R D 1.83 1.84 53.17 53.51 78.20 86.97 271.89 312.20 
S L A C K - R E G A R D 1.96 1.97 54.16 54.44 46.00 49.97 55.51 58.82 
LWMS(9,0.2) 2.24 2.25 54.23 54.53"~6：^~~5.13 6.89 7.13 
LWMS(5,0.2) 2.24 2.25 54.23 54.53 6.13 6.20 7.01 7.21 
LWMS(9,0.1) 2.24 2.25 54.23 54.53 6.08 6.16 6.91 7.15 
Table 4.1: M C T and SDCT of Product 1 of Two-Machines-Two-Product Model 
P o l i c y Batch Size Throughput M C T SDCT “ 
F IFO_AVOID 2.22 2.23 79.79 8 0 . 3 7 ~ ~ 4 3 4 ~ ~ 4 ^ ^ 6.55 
R A N D O M _ A V O I D 2.22 2.23 79.79 80.37 4.32 4.38 6.60 6.78 
SLACK_AVOID 2.19 2.21 79.79 80.37 4.32 4.37 6.54 6.72 
F IFO_REGARD 1.78 1.79 79.44 80.00 35.27 40.40 20.38 24.40 
R A N D O M _ R E G A R D 1.81 1.82 78.96 79.44 42.65 47.08 193.83 221.07 
SLACK_REGARD 1.91 1.92 79.74 80.30 12.20 13.68 20.31 22.67 
LWMS(9,0.2) 2.18 2.20 79.79 80.37 4.28 4.33 6.37 6.54 
LWMS(5,0.2) 2.18 2.20 79.79 80.37 4.22 4.27 6.16 6.30 
LWMS(9,0.1) 2.18 2.20 79.79 80.37 4.26 4.31 6.31 6.47 
Table 4.2: M C T and SDCT of Product 2 of Two-Machines-Two-Product Model 
Policy Busy Setup Idle 
FIFO_AVOID 30.82 30.95 46.47 46.68 15.91 16.17 
RANDOM_AVOID 30.82 30.95 46.13 46.33 16.27 16.50 
SLACK-AVOID 30.83 30.97 46.11 46.30 16.27 16.51 
FIFO_REGARD 30.65 30.78 60.77 61.02"~T7f4~~2.03 
R A N D O M _ R E G A R D 30.32 30.44 62.03 62.27 0.86 1.08 
SLACK_REGARD 30.71 30.85 58.43 58.75 3.94 4.32 
LWMS(9,0.2) 30.83 30.96 46.32 46.51 16.07 16.31 
LWMS(5,0.2) 30.83 30.96 46.36 46.56 16.02 16.26 
LWMS(9,Q.1) 30.83 30.96 46.34 46.54 16.04 16.29 
Table 4.3: Ut i l izat ion of Machine 1 of Two-Machines-Two-Products Model 
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Policy Busy Setup Idle 
F IFO_AVOID 16.09 16.17 19.48 19.62 54.62 54.78 
R A N D O M _ A V O I D 16.09 16.17 19.64 19.76 54.46 54.62 
SLACK-AVOID 16.09 16.17 19.65 19.78 54.45 54.62 
F IFO_REGARD 16.07 16.15 22.89 22.98 51.27 51.40 
RANDOM—REGARD 16.02 16.09 21.30 21.40 52.90 53.04 
S L A C K - R E G A R D 16.07 16.14 20.17 20.32 53.94 54.12 
LWMS(9,0.2) 16.09 16.16 19.67 19.78 54.46 54.60 
LWMS(5,0.2) 16.09 16.17 19.68 19.80 54.44 54.59 
LWMS(9,0.1) 16.09 16.16 19.67 19.78 54.46 54.61 
Table 4.4: Ut i l izat ion of Machine 2 of Two-Machines-Two-Products Model 
Policy Batch Size Throughput MCT SDCT 
FIFO AVOID 3.75 3.77 478746 478957""^32：47~~"32.67 7.63 7.76 
RANDOM_AVOID 3.75 3.77 478922 479187 27.86 28.48 79.31 88.27 
SLACK_AVOID 5.40 5.47 493595 494038 30.17 30.43 5.11 5.29 
FIFO_REGARD 1.49 1.50 438397 438704 469.45 473.43 133.79 135.15 
RANDOM_REGARD 1.47 1.47 439257 440384 46.71 48.46 206.35 219.14 
SLACKJlEGARD 1.45 1.45 438255 438639 160.37 161.15 57.85 58.11 
LWMS(3,0.8) 5.44 5.51 493266 493557~~2^"""29.58 4.55 4.72 
LWMS(2,0.1) 5.41 5.47 493053 493261 29.11 29.35 4.26 4.38 
LWMS(4,0.1) 5.42 5.48 493172 493410 29.18 29.42 4.35 4.46 
Table 4.5: M C T and SDCT of Product 1 of Assembly Lines Model 
much higher for those setup regardless policies. The machines make too many setups 
changeover which cause the system over capacity (zero idle t ime). This over capacity 
results in a lower level of throughput. 
Consider the mean and variance of cycle t ime together, LWMS performs better 
than FIFO_AVOID and SLACK_AVOID. The larger realized batch size by LWMS 
indicates that LWMS makes fewer setups changeover than other policies. Though 
RANDOM_AVOID gives a much smaller cycle time，it is compensated by an extremely 
large variance. RANDOM_AVOID does not seem to be a good choice for dispatching. 
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Tolicy Batch Size Throughput MCT SDCT 
FIFO_AVOID 8 l [ 3 ~ ~ ^ ~ ~ 1 0 7 4 5 4 8 1074803"""3^~~~31.00 6.84 6.95 
RANDOM_AVOID 8.43 8.48 1074172 1074641 26.14 26.55 78.52 84.37 
SLACK^VOID 11.95 12.10 1096816 1097461 28.22 28.45 4.08 4.18 
FIFO_REGARD ^ ~ ~ ^ ~ ~ 9 9 4 6 ^ ~ ~ 9 9 ^ ~ ~ 4 6 9 . 4 2 473.38 132.84 134.17 
RANDOM_REGARD 3.30 3.31 987269 988938 46.81 48.43 208.72 221.42 
SLACKJlEGARD 3.22 3.23 984572 984889 159.34 160.17 57.47 57.75 
LWMS(3,0.8) 12.05 12.19 1097359 1097739 28.28 28.51 4.07 4.16 
LWMS(2,0.1) 11.97 12.10 1097778 1098279 28.75 28.98 4.15 4.26 
LWMS(4,0.1) 11.99 12.13 1097458 1097967 28.56 28.80 4.26 4.37 
Table 4.6: M C T and SDCT of Product 2 of Assembly Lines Model 
Policy T r im /Fo rm 1 T r im /Fo rm 2 T r i m / F o r m 3 
F IFO_AVOID 92.25 92.35 91.99 92.10 91.69 91.78 
R A N D O M _ A V O I D 92.25 92.34 92.00 92.10 91.66 91.77 
SLACK-AVOID 94.26 94.41 94.17 94.32 94.03 94.20 
F IFO_REGARD 84.76 84.88 84.83 84.95 84.83 84.96 
R A N D O M _ R E G A R D 84.51 84.60 84.48 84.61 84.43 84.57 
SLACK_REGARD 84.20 84.41 84.21 84.42 84.00 84.21 
LWMS(3,0.8) 94.27 94.43 94.19 94.31 94.02 94.18 
LWMS(2,0.1) 94.24 94.44 94.13 94.32 94.03 94.20 
LWMS(4,0.1) 94.22 94.38 94.20 94.33 94.01 94.15 
Table 4.7: Busy Percentage of Assembly Lines Model 
Policy T r im /Fo rm 1 T r im /Fo rm 2 T r im /Fo rm 3 
FIFO_AVOID K ^ ~ ~ ~ ^ ~ ~ K m ~ ~ ^ ~ ~ ^ ~ ~ 6 . 8 2 
RANDOM_AVOID 6.59 6.69 6.67 6.77 6.71 6.82 
SLACK,AVOID 5.21 5.35 5.23 5.35 5.27 5.45 
F IFO_REGARD 15.12 15.24 15.05 15.17 15.04 15.17 
R A N D O M _ R E G A R D 15.40 15.49 15.39 15.52 15.43 15.57 
S L A C K . R E G A R D 15.59 15.80 15.58 15.79 15.79 16.00 
LWMS(3,0.8) ^ ~ ~ ~ ^ ~ ~ ^ ~ ~ ^ ~ ~ ^ ~ ~ 5 . 3 9 
LWMS(2,0.1) 5.17 5.38 5.21 5.38 5.25 5.42 
LWMS(4,Q.1) 5.19 5.36 5.20 5.34 5.25 5.39 
Table 4.8: Setup Percentage of Assembly Lines Model 
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Policy T r im /Fo rm 1 T r im /Fo rm 2 T r im /Fo rm 3 
FIFO_AVOID L 0 5 ~ ~ ~ E l 0 " " " m ~ ~ h ^ ~ ~ ~ T M " " " 1 . 5 3 
R A N D O M _ A V O I D 1.03 1.10 1.20 1.26 1.48 1.56 
S L A C K , A V O I D 0.35 0.41 0.42 0.50 0.48 0.56 
F IFO_REGARD O o ~ ~ O o " " " ^ ~ ~ ^ " " " ^ ~ ~ 0 . 0 0 
R A N D O M _ R E G A R D 0.00 0.00 0.00 0.00 0.00 0.00 
S L A C K - R E G A R D Q.QO 0.00 0.00 0.00 0.00 0.00 
LWMS(3,0.8) 0 3 9 ~ ~ 0 6 " " " ^ M 9 ~ ~ 0 . 5 6 0.56 0.64 
LWMS(2,0.1) 0.36 0.41 0.45 0.51 0.51 0.58 
LWMS(4,Q.1) 0.39 0.46 0.44 0.50 0.56 0.63 
Table 4.9: Idle Percentage of Assembly Lines Model 
Policy Throughput M C T SDCT 
E D D _ M A T C H 28289.46 29079.26 13.65 14.14 lU.U5 iU.yy 
LWMS(8,0.4) 28288.83 29078.77 12.83 13.26 8.94 9.54 
LWMS(6,0.Q) 28289.56 29079.16 12.85 13.29 8.91 9.55 
Table 4.10: Average M C T and SDCT of Micro-Chips Testing Model 
4.1.3 Micro-Chips Testing Model 
For micro-chips testing model, Table 4.10 gives the results on throughput, mean and 
variance of cycle t ime. Table 4.11 and Table 4.12 list the results on different aspect 
of the machine ut i l izat ion for two workstations, digi tal and analog tester. In both 
mean and variance of cycle t ime, LWMS performs better than the current practice 
of factory, Earliest Due-Date policy w i th matching setup. LWMS gives smaller mean 





.1 :i I 
Dig i ta l Tester Analog Tester 
Policy Busy Setup Busy Setup 
E D D _ M A T C H 25.18 26.13 1.93 2.UU 2t^A2 Z/.Y4 2!.45 z.DU 
LWMS(8,0.4) 25.11 26.08 2.21 2.28 26.35 27.68 2.56 2.68 
j LWMS(6,0.Q) 25.06 26.03 2.21 2.29 26.37 27.70 2.58 2.70 
i 
Table 4.11: Busy and Setup Percentage of Micro-Chips Testing Model 
Dig i ta l Tester Analog Tester 
Policy Idle Down Idle Down 
E D D _ M A T C H 63.38 64.37 8.50 8.50 63.UU b4.45 b.bt» D.oy 
LWMS(8,0.4) 63.15 64.17 8.50 8.50 62.97 64.43 6.65 6.69 
LWMS(6,0.0) 63.20 64.22 8.50 8.50 62.95 64.37 6.65 6.69 
Table 4.12: Idle and Down Percentage of Micro-Chips Testing Model 
4.2 Statistical Analysis 
4.2.1 Significance of Weighted Factor and Batch Size 
To show the effect of weighted factor and batch size on mean and variance of cycle 
t ime are significant, we make use ofmul t ivar iate analysis ofvariance (MANOVA) . The 
purpose of analysis of variance is to test the significant differences between means. 
M A N O V A is a hypothesis test to see the main and interaction effects of categorical 
variables on mult iple dependent variable [23]. In our case, the effects are weighted 
factor and batch size, and the dependent variables are mean and variance of cycle 
t ime. We test against the nul l hypothesis and i t states, 
Ho : A l l treatment levels of weighted factor and batch size have the 
same effect on the mean and variance of cycle t ime. 
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i 
~ " p-value of M A N O V A 
Model Policy Weighted Factor Batch Size 
LWS ^ -
Two-Machines-Two-Products LMS - 0.00 
L W M S 0 ^ 0.00 
' T W S 0 ^ -
Assembly Lines LMS - 0.00 
L W M S 0 ^ 0.00 
LWS ^ -
Micro-Chips Testing LMS - 0.00 
LWMS 0.00 0.00 
\ 
Table 4.13: Significance of Weighted Factor and Batch Size 
I f the analysis shows the nul l hypothesis should not be accepted, i t means the effects 
of weighted factor and batch size are significant. 
The analyses are made on the three models. Table 4.13 lists the p-value of each 
model. We make use of p-value to avoid the diff iculties in understanding the level of 
significant. The p-value is defined as the smallest level of significance that would lead 
to rejection of the nul l hypothesis. The test statistic is said to be significant when the 
nul l hypothesis is rejected. P-value can be treated as the smallest level a at which 
the data are significant. Three policies, LWS, LMS and LWMS, are tested. LWS is to 
test the effect of weighted factor on M C T and SDCT w i t h weighted factor f rom zero 
to one. LMS is to test the effect o fba tch size on M C T and SDCT which include batch 
size of one. LWMS is to test the effect of weighted factor and batch size on M C T and 
SDCT. The complete calculation of M A N O V A can be found in Appendix C. 
I n the M A N O V A studies of al l models, the p-values are significantly small which 
we should not accept the nul l hypothesis. We should accept the alternate hypothesis 
that different levels ofweighted factor and batch size give different effects on the mean 
and variance of cycle t ime. In other words, the differences on M C T and SDCT from 
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different values of weighted factor and batch size are not caused by the randomizat ion 
effect. I t is due to the different value of weighted factor and batch size. The effects 
of weighted factor and batch size on the mean and variance of cycle are significant. 
4.2.2 Comparison Among Different Policies 
A series of comparisons are carried out to evaluate the performance of the proposed 
policies on each model. To show the developed policies perform better than other 
widely used policies, we first show the difference on M C T and SDCT between different 
policies are significant. The significance test is made by using M A N O V A . We again 
state the p-value to make the understanding on the level of significance easier. I n 
order to locate the source of significance, Duncan's Mul t ip le Range Test is performed. 
Duncan's Mul t ip le Range Test is a test based on the range statist ic and determines 
the significant differences between group means in an analysis ofvariance setting. The 
policies belong to same group mean they are indifferent in the performance measure. 
The policies belong to different groups indicate they are significant different f rom 
other. 
The result of the setup regardless policies are relatively poor compared w i t h the 
setup oriented policies, we treat them as outliers and take them off f rom the analysis. 
We only pick F IFO_AVOID and SLACK_SETUP for comparison. For the LWMS 
policy, as we can select different value of weighted factor and batch size, we only 
consider three situations. These three situations are: (i) values of weighted factor 
and batch size that gives smallest M C T , (i i) values of weighted factor and batch size 
that gives smallest SDCT, and (i i i ) values of weighted factor and batch size that gives 
in-between performance of the previous two cases. 
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Two-Machines-Two-Products Model 
We first show there is significant difference between the policies tested by M A N O V A . 
The policies tested are F IFO_AVOID, SLACK_AVOID, LWMS(9,0.2), LWMS(5,0.2), 
and LWMS(9,0.1). We first state the nul l hypothesis as, 
Ho： There is no difference on M C T and SDCT of the policies. 
By M A N O V A studies, fol lowing result is obtained, 
Degree of freedom 
Wi lks, Lambda Rao's R on effect on error p-value 
一 0.371469 39.08488 8 488 0.00~~ 
The p-value is significantly small which we can reject the nul l hypothesis. We can 
conclude that the policies show significant differences on M C T and SDCT. Based 
on the M A N O V A study, we perform Duncan's Mul t ip le Range Test to locate the 
source of significance and to find out which policies outperform the others. The 
result of the test is given in Table 4.14. I n term of M C T , the slack based policies 
belong to one group and they are significantly different f rom F IFO_AVOID. The 
slack based policies give significantly smaller cycle t ime than F IFO_AVOID policy. 
However, LWMS show no significant reduction on mean cycle t ime when compared 
w i th SLACK_AVOID. Consider the performance on SDCT, LWMS policy performs 
better than F IFO_AVOID and SLACK_AVOID which gives smaller SDCT. In term of 
percentage improvement, the developed policies achieved 1.5% to 2.5% reductions on 
SDCT though there is no significant improvement on M C T . In all, our policy performs 
as good as in M C T and better in SDCT when compared w i th SLACK_AVOID. 
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-Pol icy M C T SDCT 
F IFO_AVOID 5.245 A 6.848 A ~ ~ 
SLACK_AVOID 5.189 B 6.837 A 
LWMS(9,0.2) 5.195 B 6.732 B 
LWMS(5,0.2) 5.204 B 6.672 B 
LWMS(9,Q.1) 5.201 B 6.712 B 
Table 4.14: Duncan's Mul t ip le Range Test on Two-Machines-Two-Products Model 
Assembly Lines Model 
We first test whether there are significant differences on M C T and SDCT of different 
polices. The policies investigated are F IFO_AVOID, SLACK_AVOID, LWMS(3,0.8), 
LWMS(2,0.1), and LWMS(4,0.1). I n M A N O V A , we state the nul l hypothesis as, 
Ho： There is no difference on M C T and SDCT of the policies 
By M A N O V A studies, we get the fol lowing result, 
Degree of freedom 
Wilks，Lambda Rao's R on effect on error p-value 
一 0.012845 281.6381 8 288 0.00 
The p-value is significantly small which we can reject the nul l hypothesis. We can 
conclude that the policies show significant difference on M C T and SDCT. Based on 
the result of M A N O V A , we perform Duncan's Mul t ip le Range Test to locate the 
source of significance. The result is given in Table 4.15. F IFO_AVOID and the slack 
based policies belong to different groups which means they are significantly different 
f rom each others. We can conclude the slack based policies perform better than 
FIFO_AVOID on both M C T and SDCT. SLACK_AVOID belongs to the second class 
which performs better than F IFO_AVOID but poorer than LWMS. LWMS performs 
best in the performance of M C T and SDCT. Compared w i th FIFO_AVOID policy, 
LWMS can give 8.5% reduction in term of M C T and 40% in term of SDCT. When 
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Policy M C T SDCT 
F IFO_AVOID 31.740 A " " " " 7.295 A " " " ~ ~ ~ ~ ~ 
SLACK_AVOID 29.317 B 4.665 B 
LWMS(3,0.8) 28.928 C 4.373 C 
LWMS(2,0.1) 29.048 C 4.263 D 
LWMS(4,Q.1) 28.988 C 4.358 C 
Table 4.15: Duncan's Mu l t ip le Range Test on Assembly Lines Model 
compared w i t h SLACK_AVOID policy, LWMS gives about 1% reduction in M C T . In 
term of SDCT, LWMS brings 6.3% to 8.5% reductions. Overall, LWMS works better 
than F IFO_AVOID and SLACK_AVOID in bo th M C T and SDCT. 
Micro-Chips Testing Model 
I n Micro-Chips Testing Model, we study E D D _ M A T C H , LWMS(8,0.4) and LWMS(6,0.0). 
We first perform M A N O V A study to test the significance of the difference among the 
policies. We state the nul l hypothesis as follows, 
Ho： There is no difference on M C T and SDCT of the policies 
The result of M A N O V A is given as follow, 
Degree of freedom 
Wilks，Lambda Rao's R on effect on error p-value 
— 0 . 6 3 0 7 3 5 9.199724 4 142 0.00 
The p-value is significantly small. We can reject the nul l hypothesis and accept the 
alternate hypothesis that there is significant difference on M C T and SDCT among the 
policies. Based on the result of the M A N O V A study, we perform Duncan's Mul t ip le 
Range Test to identi fy the source of difference. W i t h Duncan's Mul t ip le Range Test, 
we get the result shown in Table 4.16. E D D _ M A T C H and LWMS belong to two 
different groups. LWMS gives smaller M C T and SDCT than EDD—MATCH does. The 
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Policy M C T SDCT 
E D D _ M A T C H 13.892 A 10.520 A " " " 
LWMS(8,0.4) 13.044 B 9.240 B 
LWMS(6,Q.0) 13.068 B 9.228 B 
Table 4.16: Duncan's Mu l t ip le Range Test on Micro-Chips Testing Model 
differences between LWMS and E D D _ M A T C H on M C T and SDCT are statist ical ly 
significant. I n percentage improvement, LWMS gives 6.1% reduction in mean cycle 
t ime and 12.25% reduction in standard deviat ion of cycle t ime. 
4.3 Discussion of Results 
I n al l three models, the setup oriented policies outperform than those setup regardless 
policies on mean and variance of cycle t ime. The founding agrees to the previous 
discussion that when the setup is significant, the dispatching policies which consider 
setup perform better. The setup oriented policies t r y to reduce the number of setups 
by processing same type of setup in a batch. Suitable number of setup results in an 
improvement on system efficiency includes mean and variance of cycle t ime. Either 
too many or too few setups changeover may deteriorate the performance o f the system. 
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Chapter 5 
An Experimental Implementation 
and Conclusion Remarks 
In semiconductor industry, the highly complex process flows make scheduling diff i-
cult. The manufacturers are always seeking for a dispatching policy to improve the 
performance of their factory. The dispatching policies found in most l iteratures do 
not consider the machine setup, while setup t ime is always required to reconfigure 
the machine before producing a different type or entry of product. Least slack policy, 
suggested by L u et. al. [2], performs well in reducing mean and variance of cycle t ime 
in the presence of zero setup t ime. In this thesis, we have considered a manufactur-
ing system producing mult ip le products and machines require non-zero setup t ime to 
produce a different type or entry of products. To deal w i t h the realistic situation of 
setup changeover, we have suggested a slack based policy called Least Weighted Mean 
Slack Policy (LWMS). The policy considers the current machine setup and the batch-
ing of the product w i th similar setup requirement. LWMS policy has two parameters, 
namely weighted factor and batch size, which control the number of products be pro-
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cessed between every setup changeover. This in t u rn controls the number of setup 
changeover occurred which can reduce the mean and variance of cycle t ime. 
Three simulat ion models are bu i l t up to evaluate the performance of the policy. 
The first one is a simple art i f ic ial model; the other two models are bu i l t up w i t h data 
collected f rom the assembly and testing process of a semiconductor manufactur ing 
company. We have applied our policy and other widely used policies, include First- In-
F i rs t -Out and Least Slack policies, to the simulat ion models to study the performance 
on mean and variance of cycle t ime. Mul t ivar iate analysis of variance and Duncan's 
Mul t ip le Range Test is carried out on the simulat ion results which showed that the 
weighted factor and batch size give significant effects in reducing mean and variance 
of cycle t ime. In addit ion, LWMS policy outperforms First-In-First-Out and Least 
Slack policies significantly. We have further expanded our policy to handle the due 
date window. We have defined slack window, which considers the due date window. 
W i t h the slack window defined, LWMS policy can deal w i th the due date window. 
We have worked w i t h Motorola Semiconductor Hong Kong L td . in product ion 
planning of micro-chips testing process. Product deliver-abil i ty and customer sat-
isfaction are two of the most important objectives and the management is seeking 
for a planning tool to simpl i fy the planning process and improve the performance of 
the plant. A simulat ion model is bui l t up in a simulator TestSim/X to evaluate the 
performance of LWMS policy on the factory. Eleven of major devices, which cov-
ers 74% of order quantity, are chosen for bui ld ing the simulation model. Our model 
achieves 84% accuracy in term of cycle t ime measure. We apply the Least Weighted 
Mean Slack policy to the verified simulat ion model for the performance evaluation. 
Simulation results indicate our policy gives 6.10% and 12.25% reduction in mean and 
variance of cycle t ime respectively, and they are proven statistically significant. Sev-
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eral simulations are carried out to collect different parameters, include batch size of 
the products, weighted factor and remaining processing t ime. 
The significant reductions in mean and variance of cycle t ime encourage us to br ing 
the new policy in practice. However, we need to solve the practical problems before 
pu t t ing the policy in real application. One of them is the lot based production. In 
real application, the product ion is carried out in a lot-based mode and not the exact 
factory order. This feature makes the policy diff icult to carry out. We first need 
to split the factory order to several sub-orders according to its lot size. Thus, the 
policy schedules the spl i t t ing factory order and not the original one. This lot based 
production, in some cases, may result the factory order be split and forms several 
fu l l batches w i th a part ia l batch. As LWMS policy favors the fu l l batch and gives a 
lower pr ior i ty to the part ia l batch, the policy first finishes the fu l l batch of different 
type of products and then schedules for the remaining part ia l batch though i t has 
the same due date as the fu l l batch. This results in some unnecessary setups. To 
tackle this problem, a higher pr ior i ty is given to that part ia l batch order to avoid the 
unnecessary setup changeover. In all, the policy is modified to adapt the realistic. 
First, spilt the factory order according to its lot size and generate a schedule for the 
spl i t t ing factory order w i th the LWMS policy. Second sequencing is made by giving 
a higher pr ior i ty to those part ia l batch products. 
We have bui l t a planning engine in Visual Basic Appl icat ion of Microsoft Excel ^ 
according to the developed policies for the micro-chips testing process. The planning 
engine can help the production planner to identify the finished factory order, check 
against the inventory level and generate production schedules for every type oftesters. 
W i t h the planning engine, we have conducted a pi lot run on one of the production shift 
iMicrosoft is a registered trademark of Microsoft Corporation 
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i 
in the factory, to evaluate the performance of Least Weighted Mean Slack policy in the 
real application. I n the pi lot run, our policy gives five to nine percent improvements 
on cycle t ime and on-t ime delivery measures. The in i t ia l result is very encouraging 
and suggests tha t our policies can give significant improvement in real application. 
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Appendix A 
Reducing MCT and SDCT by LS 
policy 
LS policy is showed to reduce the mean and variance of cycle t ime in [2]. The proof 
of reducing the variance of lateness, variance of cycle t ime and mean of cycle t ime 
are recalled as below. 
A.1 Reducing Variance of Lateness 
Suppose each product carries a due date 仏，and the actual t ime the product exits 
as finished product is Ek- The lateness Lk is defined as, 
Lk — Ek — ^k 
Qj^ — t is the t ime remaining unt i l product k's due date is up where t is the current 
t ime. C^ is the estimate of the remaining t ime of product k unt i l exit. Ek - t — C[/ 
Mj 
measures the relative urgency of product k. As t is common across comparisons and 
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can thus be ignored. The slack of product k at b u f f e r 《 a s 
《 = E , - G^ (A-1) 
Least Slack pol icy is a fair pol icy which at tempts to make every lo t equally late or 
early. The standard deviat ion of lateness is small precisely when a l l products are 
either equally late or early. Thus the pol icy can reduce the standard deviat ion of 
lateness. 
A.2 Reducing Variance of Cycle Time 
Suppose we set the due date of product k of type j equal to i ts release t ime r^. Thus 
Ek-^k = E k - r j 
and the lateness is same as the cycle t ime. Simi lar to the argument given in Section 
A.1, the choice of slack as 
4 二 r'] - a - (A-2) 
should lead to a reduct ion in variance of cycle t ime. 
A.3 Reducing Mean Cycle Time 
I n queuing theory, delay experienced by products at a server is caused by the burst i -
ness of i ts arrivals. The pol icy tries to reduce the burstiness of arrivals to each buffer. 
Reducing the burstiness in the arr ival of buffer bi+i can be achieved by sett ing peri-
odic due date for reaching &+ i . Let R be the mean release rate. Regard 6^+i as the 
"ex i t " of the system and apply the pol icy given in Section A.1. 
56 
We define the slack as 
s'ij = J - {Ci Ci+i) 
G+1 is common t e rm which can be ignored. The slack is then defined as 
4 = 芸 — C (A-3) 
The pol icy is now independent of ~ + i which can be used to d imin ish the burstiness 
of arrivals to al l bufFers simultaneously. I t is effective to reduce mean cycle t ime. 
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Appendix B 
Complete Simulation Result 
B • 1 Two-Machines-Two-Products Model 
B.1.1 Wip, Batch Size and Throughput 
“ Product 1 Product 2 
Policy WIP Batch Size Throughput Batch Size Throughput 
FIFO REGARD 38.71, 44.55"~1.82’ 1.83~~53.92, 54.24"~1.78, 1.79~"79.44, 80.00 
RANDOM_REGARD 65.10, 78.14 1.83，1.84 53.17, 53.51 1.81, 1.82 78.96, 79.44 
FIFO_AVOID 4.10, 4.14 2.27, 2.29 54.23, 54.53 2.22, 2.23 79.79, 80.37 
RANDOM_AVOID 4.06, 4.11 2.27, 2.29 54.23, 54.53 2.22, 2.23 79.79, 80.37 
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L W M S Pol icy Product 1 Product 2 
BS W W I P Batch Size Th roughpu t Batch Size Throughput 
~ I 0 20.80, 22.83"~1.96, 1.97~~54.16, 54.44~~1.91, 1.92~~79.74, 80.30 
1 0.1 7.26, 7.44 2.06, 2.08 54.25, 54.55 2.01, 2.03 79.77, 80.35 
1 0.2 5.73, 5.83 2.11, 2.13 54.25, 54.55 2.06, 2.08 79.77，80.35 
1 0.3 4.93, 5.00 2.16, 2.18 54.25, 54.55 2.11, 2.13 79.77, 80.35 
1 0.4 4.51, 4.57 2.19, 2.21 54.25, 54.55 2.14，2.16 79.77, 80.35 
1 0.5 4.26, 4.31 2.21, 2.23 54.25, 54.55 2.16, 2.18 79.79, 80.37 
1 0.6 4.11, 4.15 2.23, 2.24 54.25, 54.55 2.18, 2.19 79.79, 80.37 
1 0.7 4.04, 4.08 2.24, 2.25 54.25, 54.55 2.18, 2.20 79.79, 80.37 
1 0.8 4.04, 4.09 2.24, 2.26 54.25, 54.55 2.19, 2.21 79.79, 80.37 
1 0.9 4.05, 4.10 2.24, 2.26 54.25, 54.55 2.19, 2.21 79.79, 80.37 
1 1.0 4.05, 4.10 2.24, 2.26 54.25, 54.55 2.19, 2.21 79.79, 80.37 
~ 2 ^ 4.32, 4 .37~~2 .20 , 2.21 ~~54.23, 54.53 2.15, 2.16 79.79, 80.37 
2 0.1 4.18，4.23 2.22, 2.23 54.23, 54.53 2.16, 2.18 79.79, 80.37 
2 0.2 4.10, 4.14 2.23，2.24 54.23, 54.53 2.17, 2.19 79.79, 80.37 
2 0.3 4.07, 4.11 2.23, 2.25 54.23，54.53 2.18, 2.19 79.79, 80.37 
2 0.4 4.04, 4.09 2.23, 2.25 54.23，54.53 2.18，2.20 79.79, 80.37 
2 0.5 4.04, 4.09 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
2 0 6 4.05, 4.09 2.24, 2.25 54.23，54.53 2.18，2.20 79.79, 80.37 
2 0.7 4.07, 4.12 2.24, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
2 0.8 4.08, 4.12 2.24，2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
2 0.9 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
2 1.0 4.08，4.12 2.24, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
^ 0 4.14, 4 .19~~2 .22 , 2.24~"54.23, 54.53 2.17, 2.18~~79.79, 80.37 
3 0.1 4.10, 4.14 2.23, 2.25 54.23, 54.53 2.18, 2.19 79.79，80.37 
3 0.2 4.06, 4.10 2.23, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
3 0.3 4.05, 4.10 2.24, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
3 0.4 4.05, 4.09 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
3 0.5 4.06, 4.10 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
3 0.6 4.07, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
3 0 7 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
3 0 8 4.08, 4.12 2.24, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
3 0.9 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
3 1.0 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18，2.20 79.79，80.37 
" J 0 4.09, 4 .13~~2 .23 , 2.24""^54.23, 54.53"~2.18, 2.19~~79.79, 80.37 
4 0 1 4.06, 4.10 2.23, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
4 0.2 4.04, 4.08 2.24, 2.25 54.23，54.53 2.18，2.20 79.79, 80.37 
4 0.3 4.04, 4.08 2.24, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
4 0.4 4.05, 4.10 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
4 0.5 4.06, 4.10 2.24，2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
continued on next page 
59 
L W M S Pol icy Product 1 Product 2 
BS W W I P Batch Size Throughpu t Batch Size Throughput 
~ 4 K 6 4.07, 4.11"~2.24, 2.25~~54.23, 54.53~~2.18, 2.20~"79.79, 80.37 
4 0.7 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
4 0.8 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.19，2.20 79.79, 80.37 
4 0.9 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.19, 2.20 79.79, 80.37 
4 1.0 4.08，4.12 2.24, 2.25 54.23，54.53 2.19, 2.20 79.79, 80.37 
~ 5 0 4.06, 4.11"~2.23, 2.25~"54.23, 54.53~~2.18, 2.20~~79.79, 80.37 
5 0.1 4.05, 4.09 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
5 0.2 4.05, 4.09 2.24, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
5 0.3 4.05, 4.09 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
5 0.4 4.05, 4.09 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
5 0.5 4.06, 4.10 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
5 0.6 4.07, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
5 0.7 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
5 0.8 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
5 0.9 4.08, 4.12 2.24, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
5 1.0 4.08，4.12 2.24, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
~ 6 ^ 4.06，4.10 2.23, 2.25~~54.23, 54.53"~2.18，2.20~~79.79, 80.37 
6 0.1 4.05, 4.09 2.24, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
6 0.2 4.05, 4.10 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
6 0.3 4.06，4.11 2.24, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
6 0.4 4.06, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
6 0.5 4.07, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
6 0.6 4.07, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
6 0.7 4.07, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
6 0.8 4.07, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
6 0.9 4.07, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79，80.37 
6 1.0 4.07, 4.12 2.24，2.25 54.23，54.53 2.18，2.20 79.79, 80.37 
~ ^ ^ 4.06, 4.10"~2.24, 2 .25~~M.23, 54.53~~2.18, 2.20~"79.79, 80.37 
7 0.1 4.05, 4.10 2.24，2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
7 0.2 4.05, 4.10 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79，80.37 
7 0.3 4.06, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
7 0.4 4.07, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
7 0 5 4.07, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
7 0.6 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18，2.20 79.79, 80.37 
7 0.7 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
7 0.8 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
7 0.9 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
7 1.0 4.08，4.12 2.24, 2.25 54.23, 54.53 2.18，2.20 79.79, 80.37 
continued on next page 
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L W M S Policy Product 1 Product 2 
BS W W I P Batch Size Throughput Batch Size Throughput 
~ 8 0 0 4.06，4.10 2.24, 2.25~"54.23, 54.53"~2.18, 2.20~"79.79, 80.37 
8 0.1 4.05, 4.10 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
8 0.2 4.06, 4.10 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
8 0.3 4.07, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
8 0.4 4.07，4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
8 0.5 4.07, 4.11 2.24, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
8 0.6 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
8 0.7 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
8 0.8 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
8 0.9 4.08, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
8 1.0 4.08，4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
" ^ 0 4.06, 4.10 2.24, 2.25~"54.23, 54.53"~2.18, 2.20~~79.79, 80.37 
9 0.1 4.05, 4.10 2.24, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
9 0.2 4.07, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
9 0.3 4.06, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
9 0.4 4.07, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
9 0.5 4.07, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
9 0.6 4.07, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
9 0.7 4.07, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
9 0.8 4.07, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
9 0.9 4.07, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
9 1.0 4.07，4.12 2.24，2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
1 ^ 0 4.07, 4.11"~2.24，2.25~"54.23, 54.53~~2.18, 2.20~"79.79, 80.37 
10 0.1 4.07，4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
10 0.2 4.07，4.11 2.24，2.25 54.23, 54.53 2.18，2.20 79.79, 80.37 
10 0.3 4.07, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
10 0.4 4.07，4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
10 0.5 4.07, 4.12 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
10 0.6 4.07, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
10 0.7 4.07, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
10 0.8 4.07，4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
10 0.9 4.07, 4.11 2.24, 2.25 54.23, 54.53 2.18, 2.20 79.79, 80.37 
10 1.0 4.07，4.11 2.24, 2.25 54.23，54.53 2.18, 2.20 79.79, 80.37 
61 
B.1.2 MCT and SDCT 
Product 1 Product 2 
Pol icy ^ ^ S D C T A ^ S D C T 
F I F O _ R E G A R D 67.68, 78.00~~39.41, 47.74~""35.27, 40.40~~20.38, 24.40 
R A N D O M - R E G A R D 78.20, 86.97 271.89, 312.20 42.65, 47.08 193.83, 221.07 
FIFO_AVOID 6.09, 6.16 6.51, 6.73 4.34, 4.40 6.35, 6 . 55~~ 
R A N D O M _ A V O I D 6.00, 6.08 6.88，7.16 4.32, 4.38 6.60，6.78 
L W M S Pol icy Product 1 Product 2 
BS W M C T S D C T M C T S D C T 
~ 1 ^ 46.00，49.97~~55.51, 58.82~"12.20，13.68~~20.31, 22.67 
1 0.1 14.82, 15.29 19.89, 20.68 5.04，5.11 7.62, 7.79 
1 0.2 10.88, 11.13 13.81, 14.27 4.51，4.56 6.76, 6.90 
1 0.3 8.86, 9.02 10.83, 11.15 4.21，4.26 6.33, 6.45 
1 0.4 7.83, 7.94 9.35, 9.57 4.03，4.08 6.00, 6.13 
1 0.5 7.16, 7.26 8.62, 8.80 3.94，3.99 5.78, 5.91 
1 0.6 6.66, 6.74 8.00，8.18 3.98，4.03 5.79, 5.92 
1 0.7 6.22，6.29 7.36, 7.56 4.14, 4.19 6.04, 6.19 
1 0.8 6.02, 6.09 6.98, 7.21 4.30, 4.35 6.43，6.60 
1 0.9 6.00, 6.07 6.92, 7.16 4.32, 4.37 6.54, 6.72 
1 1.0 6.00, 6.07 6.92，7.16 4.32, 4.37 6.54，6.72 
~ 2 0 6.89, 6.98 8.25, 8.46 4.24, 4.28 6.33, 6 .47~~ 
2 0.1 6.59, 6.66 7.85，8.03 4.20，4.24 6.20, 6.32 
2 0.2 6.39, 6.46 7.54, 7.72 4.15, 4.19 6.09, 6.21 
2 0.3 6.31, 6.38 7.45, 7.61 4.14，4.18 6.00, 6.14 
2 0.4 6.26, 6.32 7.38, 7.56 4.13, 4.17 5.97, 6.10 
2 0.5 6.19, 6.26 7.27, 7.46 4.16, 4.20 6.00, 6.12 
2 0.6 6.12, 6.19 7.12, 7.33 4.23, 4.28 6.13, 6.26 
2 0.7 6.05, 6.13 6.92, 7.18 4.30, 4.35 6.38, 6.54 
2 0.8 6.04，6.12 6.85, 7.12 4.34, 4.39 6.53, 6.72 
2 0.9 6.04, 6.12 6.85, 7.12 4.34, 4.39 6.53, 6.72 
2 1.0 6.04, 6.12 6.85,7.12 4.34, 4.39 6.53, 6.72 
continued on next page 
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L W M S Pol icy Product 1 Product 2 
BS W M C T S D C T M C T S D C T 
^ 0 0 6.50, 6.57 7.56, 7.73 4.17, 4.22 6.14, 6 . 2 9 ~ ~ 
3 0.1 6.34, 6.41 7.39，7.57 4.17, 4.22 6.12, 6.26 
3 0.2 6.25, 6.32 7.28, 7.44 4.16, 4.21 6.07，6.22 
3 0.3 6.20, 6.27 7.23, 7.40 4.17, 4.22 6.04, 6.18 
3 0.4 6.16, 6.23 7.18, 7.35 4.19, 4.23 6.05, 6.19 
3 0.5 6.13, 6.20 7.14, 7.30 4.22, 4.27 6.10, 6.23 
3 0.6 6.09, 6.16 7.04, 7.25 4.26, 4.31 6.23, 6.38 
3 0.7 6.05, 6.13 6.89, 7.13 4.31, 4.37 6.44, 6.64 
3 0.8 6.05, 6.12 6.86, 7.10 4.34, 4.39 6.52, 6.72 
3 0.9 6.05, 6.12 6.86, 7.10 4.34, 4.39 6.52, 6.72 
3 1.0 6.05, 6.12 6.86, 7.10 4.34, 4.39 6.52, 6.72 
~1 0 6.34, 6.41 7.30, 7.48 4.15, 4.19 6.11, 6 . 2 3 ~ ~ 
4 0.1 6.22, 6.29 7.17, 7.34 4.16, 4.21 6.12, 6.24 
4 0.2 6.17, 6.24 7.12, 7.28 4.18，4.22 6.12, 6.26 
4 0.3 6.14, 6.21 7.11, 7.29 4.19，4.24 6.10, 6.23 
4 0.4 6.12, 6.19 7.11, 7.30 4.22, 4.26 6.11, 6.24 
4 0.5 6.10, 6.17 7.04, 7.25 4.25，4.30 6.19，6.33 
4 0.6 6.06, 6.14 6.92, 7.16 4.29, 4.34 6.35, 6.51 
4 0.7 6.04, 6.11 6.83, 7.08 4.32，4.38 6.49, 6.69 
4 0.8 6.04, 6.11 6.82, 7.08 4.33, 4.38 6.53, 6.72 
4 0.9 6.04, 6.11 6.82, 7.08 4.33, 4.38 6.53, 6.72 
4 1.0 6.04, 6.11 6.82, 7.08 4.33，4.38 6.53, 6.72 
^ 0 6.24，6.31 7.12, 7.32 4.17, 4.22 6.12, 6.27"~" 
5 0.1 6.17, 6.24 7.06, 7.25 4.19，4.23 6.15, 6.28 
5 0.2 6.13, 6.20 7.01, 7.21 4.22, 4.27 6.16, 6.30 
5 0.3 6.10, 6.17 7.00, 7.20 4.23, 4.28 6.18, 6.32 
5 0.4 6.10，6.16 7.02, 7.23 4.25, 4.30 6.18, 6.32 
5 0.5 6.08, 6.15 7.00, 7.21 4.27, 4.32 6.26, 6.41 
5 0.6 6.06, 6.13 6.88, 7.13 4.31, 4.36 6.42, 6.58 
5 0.7 6.04, 6.12 6.83, 7.08 4.34, 4.39 6.52, 6.71 
5 0.8 6.04, 6.12 6.83, 7.08 4.34, 4.39 6.53, 6.72 
5 0.9 6.04，6.12 6.83，7.08 4.34, 4.39 6.53，6.72 
5 1.0 6.04, 6.12 6.83, 7.08 4.34，4.39 6.53，6.72 
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- L W M S Pol icy Product 1 Product 2 
BS W M C T S D C T M C T S D C T 
~6 0 6.19, 6.26 7.06, 7.27 4.20, 4.25 6.21, 6 . 3 7 " ~ 
6 0.1 6.14, 6.21 7.01, 7.21 4.22, 4.26 6.21, 6.36 
6 0.2 6.11, 6.18 6.97, 7.18 4.25, 4.29 6.27, 6.41 
6 0.3 6.08, 6.15 6.95, 7.16 4.26, 4.31 6.31, 6.46 
6 0.4 6.08, 6.16 6.96, 7.20 4.27, 4.33 6.28, 6.44 
6 0.5 6.06, 6.13 6.92, 7.17 4.29, 4.34 6.34, 6.50 
6 0.6 6.05，6.12 6.85, 7.11 4.32, 4.37 6.47, 6.65 
6 0.7 6.05, 6.12 6.84，7.09 4.33, 4.39 6.52, 6.71 
6 0.8 6.05, 6.12 6.84, 7.09 4.33, 4.39 6.52, 6.71 
6 0.9 6.05, 6.12 6.84, 7.09 4.33, 4.39 6.52, 6.71 
6 1.0 6.05, 6.12 6.84, 7.09 4.33, 4.39 6.52, 6.71 
] ^ 6.14, 6.23 6.98, 7.23 4.23, 4.28 6.24, 6 . 3 9 ~ " 
7 0.1 6.11, 6.19 6.95, 7.19 4.23, 4.28 6.26, 6.41 
7 0.2 6.07, 6.15 6.91, 7.14 4.26, 4.30 6.33, 6.47 
7 0.3 6.06, 6.14 6.89, 7.12 4.27, 4.32 6.36, 6.51 
7 0.4 6.06，6.14 6.90，7.14 4.29, 4.34 6.36, 6.52 
7 0.5 6.05, 6.13 6.88, 7.14 4.31, 4.36 6.42, 6.58 
7 0.6 6.05, 6.12 6.86，7.11 4.32, 4.38 6.48，6.67 
7 0.7 6.04, 6.12 6.85, 7.10 4.32, 4.38 6.52, 6.70 
7 0.8 6.04, 6.12 6.85, 7.10 4.32, 4.38 6.52，6.70 
7 0.9 6.04, 6.12 6.85, 7.10 4.32, 4.38 6.52, 6.70 
7 1.0 6.04，6.12 6.85, 7.10 4.32, 4.38 6.52，6.70 
飞 0 6.13, 6.20 6.95, 7.20 4.24, 4.28 6.27, 6.43""" 
8 0.1 6.10, 6.17 6.91, 7.16 4.24, 4.29 6.29, 6.45 
8 0.2 6.06, 6.14 6.90, 7.13 4.27, 4.32 6.34, 6.49 
8 0.3 6.06，6.13 6.89, 7.13 4.29, 4.34 6.38, 6.54 
8 0.4 6.05, 6.13 6.89, 7.13 4.30, 4.35 6.41, 6.57 
8 0.5 6.05, 6.12 6.89, 7.14 4.31, 4.36 6.45, 6.61 
8 0.6 6.04, 6.12 6.86, 7.11 4.33，4.38 6.51, 6.69 
8 0.7 6.04, 6.12 6.86, 7.11 4.33，4.38 6.52, 6.70 
8 0.8 6.04, 6.12 6.86, 7.11 4.33, 4.38 6.52，6.70 
8 0.9 6.04, 6.12 6.86，7.11 4.33, 4.38 6.52，6.70 
8 1.0 6.04, 6.12 6.86, 7.11 4.33, 4.38 6.52, 6.70 
continued on next page 
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L W M S Policy Product 1 Product 2 
BS W M C T SDCT M C T SDCT 
~9 0 6.10, 6.18 6.97, 7.21 4.24, 4.30 6.29, 6 . 4 5 ~ ~ 
9 0.1 6.08, 6.16 6.91, 7.15 4.26, 4.31 6.31, 6.47 
9 0.2 6.05, 6.13 6.89, 7.13 4.28, 4.33 6.37, 6.54 
9 0.3 6.05, 6.13 6.89, 7.12 4.29, 4.34 6.40, 6.56 
9 0.4 6.05, 6.12 6.89, 7.13 4.31, 4.37 6.45, 6.62 
9 0.5 6.04, 6.12 6.88, 7.14 4.32, 4.37 6.48, 6.65 
9 0.6 6.04, 6.12 6.86, 7.12 4.33, 4.38 6.52, 6.71 
9 0.7 6.04, 6.12 6.86, 7.12 4.33, 4.38 6.52, 6.71 
9 0.8 6.04, 6.12 6.86, 7.12 4.33, 4.38 6.52，6.71 
9 0.9 6.04，6.12 6.86, 7.12 4.33, 4.38 6.52, 6.71 
9 1.0 6.04，6.12 6.86, 7.12 4.33, 4.38 6.52，6.71 
1 ^ ^ 6.10, 6.18 7.00, 7.23 4.26, 4.31 6.31, 6 . 4 8 " ^ 
10 0.1 6.06, 6.14 6.94, 7.17 4.28, 4.32 6.36, 6.51 
10 0.2 6.05, 6.12 6.90，7.13 4.29, 4.35 6.40, 6.56 
10 0.3 6.05, 6.13 6.90，7.14 4.30, 4.36 6.42, 6.59 
10 0.4 6.04, 6.12 6.89, 7.14 4.32, 4.37 6.47, 6.64 
10 0.5 6.04, 6.12 6.88, 7.13 4.32, 4.37 6.50, 6.68 
10 0.6 6.04, 6.12 6.88, 7.13 4.33, 4.38 6.52, 6.70 
10 0.7 6.04, 6.12 6.88, 7.13 4.33, 4.38 6.52，6.70 
10 0.8 6.04，6.12 6.88, 7.13 4.33, 4.38 6.52, 6.70 
10 0.9 6.04, 6.12 6.88, 7.13 4.33, 4.38 6.52, 6.70 
10 1.0 6.04，6.12 6.88, 7.13 4.33, 4.38 6.52，6.70 
65 
B.1.3 Machine Utilization 
Machine 1 Machine 2 
Policy Busy Setup ^ Busy Setup ld\e 
~"^FIFO R E G A R D 30.65’ 30.78~~60.77, 61.02 1.74, 2.03 16.07, 16.15 22.89, 22.98 51.27，51.40 
R A N D O M J l E G A R D 30.32, 30.44 62.03, 62.27 0.86, 1.08 16.02, 16.09 21.30，21.40 52.90, 53.04 
FIFO_AVOID 30.82, 30.95"""46.47, 46.68~~15.91, 16.17 16.09, 16.17 19.48，19.62 54.62, 54.78 
RANDOM_AVOID 30.82，30.95 46.13, 46.33 16.27, 16.50 16.09, 16.17 19.64，19.76 54.46，54.62 
LWMS Policy Machine 1 Machine 2 
BS W Busy Setup ^ Busy Setup Idle 
— 0 0 30.71, 30.85~~58.43, 58.75 3.94, 4.32 16.07, 16.14 20.17, 20.32 53.94, 54.12 
1 0 1 30.79, 30.93 53.20，53.44 9.18，9.46 16.09’ 16.16 20.00, 20.12 54.11，54.27 
1 0 2 30.82, 30.95 51.10, 51.30 11.30, 11.54 16.10’ 16.17 19.87, 19.99 54.24，54.39 
1 0.3 30.82, 30.96 49.32，49.51 13.07, 13.31 16.09, 16.16 19.74, 19.86 54.37, 54.53 
1 0 4 30.83，30.97 48.13，48.33 14.24, 14.49 16.08, 16.16 19.65, 19.78 54.45, 54.62 
1 0 5 30.83’ 30.97 47.27，47.48 15.10, 15.35 16.08，16.16 19.68, 19.80 54.43，54.59 
1 0 6 30.84, 30.97 46.69, 46.89 15.68，15.93 16.09, 16.16 19.69, 19.80 54.42, 54.57 
1 0 7 30.83, 30.97 46.28, 46.47 16.10, 16.35 16.09’ 16.16 19.71, 19.82 54.40’ 54.57 
1 0 8 30.83, 30.97 46.11, 46.30 16.27, 16.51 16.09，16.17 19.65’ 19.78 54.45, 54.61 
1 0 9 30.83，30.97 46.11, 46.30 16.27, 16.51 16.09，16.17 19.65, 19.78 54.45, 54.62 
1 1 0 30.83，30.97 46.11，46.30 16.27, 16.51 16.09’ 16.17 19.65, 19.78 54.45, 54.62 
— ^ 30.83，30.96~"47.27, 47.45~"15.12, 15.37 16.09, 16.17 20.03, 20.13 54.09，54.24 
2 0 1 30.83, 30.96 46.83, 47.02 15.55，15.80 16.10，16.17 19.88，20.00 54.23, 54.39 
2 0 2 30.83, 30.96 46.59，46.79 15.78, 16.04 16.08, 16.16 19.79, 19.90 54.33，54.48 
2 0 3 30.83, 30.97 46.49，46.69 15.89, 16.13 16.09, 16.16 19.75，19.86 54.37, 54.52 
2 0 4 30.83，30.97 46.43，46.63 15.95, 16.19 16.08, 16.16 19.71, 19.83 54.41, 54.56 
2 0 5 30.83，30.96 46.38，46.58 15.99，16.24 16.09，16.17 19.70, 19.81 54.43, 54.57 
2 0 6 30.83, 30.97 46.33, 46.53 16.04, 16.29 16.09, 16.16 19.68，19.79 54.44, 54.59 
2 0 7 30.83, 30.96 46.33, 46.53 16.05’ 16.30 16.09，16.17 19.67，19.79 54.45, 54.60 
2 0 8 30.83, 30.96 46.32, 46.53 16.05，16.30 16.08, 16.16 19.66’ 19.78 54.45，54.61 
2 0 9 30.83, 30.96 46.32, 46.53 16.05, 16.30 16.08，16.16 19.66, 19.78 54.45, 54.61 
2 1 0 30.83’ 30.96 46.32，46.53 16.05, 16.30 16.08，16.16 19.66, 19.78 54.45，54.61 
— 0 ^ 30.83’ 30.96~~46.80, 46.98~~15.59’ 15.84 16.08, 16.16 19.80，19.93 54.30, 54.47 
3 0 1 30.83，30.96 46.57, 46.77 15.81, 16.06 16.08，16.15 19.74, 19.87 54.36, 54.52 
3 0 2 30.83, 30.96 46.46, 46.66 15.92, 16.17 16.09, 16.17 19.71，19.83 54.40, 54.56 
3 0 3 30.83，30.97 46.41，46.61 15.97, 16.21 16.09, 16.16 19.67，19.80 54.44, 54.60 
3 0 4 30.83，30.96 46.36, 46.57 16.01, 16.26 16.09，16.16 19.69，19.81 54.43, 54.58 
3 0 5 30.83, 30.96 46.35, 46.55 16.03，16.27 16.10，16.17 19.67, 19.79 54.44, 54.60 
3 0 6 30.83, 30.97 46.34, 46.54 16.04, 16.28 16.09，16.16 19.67，19.78 54.45, 54.60 
3 0 7 30.83，30.96 46.32，46.52 16.06, 16.31 16.09, 16.16 19.66’ 19.77 54.46, 54.61 
3 0 8 30.83，30.96 46.32, 46.52 16.06，16.31 16.09, 16.16 19.65，19.77 54.46, 54.62 
3 0 9 30.83, 30.96 46.32’ 46.52 16.06, 16.31 16.09, 16.16 19.65’ 19.77 54.46，54.62 
3 1 0 30.83, 30.96 46.32, 46.52 16.06，16.31 16.09，16.16 19.65, 19.77 54.46, 54.62 
— o l 30.83，30.96"""46.60, 46.80~~15.79，16.03 16.09，16.16 19.70，19.82 54.40, 54.56 
4 0 1 30.83, 30.96 46.44, 46.64 15.94, 16.18 16.09, 16.16 19.68, 19.80 54.42，54.58 
4 0 2 30.83, 30.96 46.38, 46.58 16.00, 16.25 16.09’ 16.16 19.68, 19.80 54.44, 54.59 
4 0 3 30.83，30.97 46.34, 46.54 16.04’ 16.28 16.08, 16.16 19.68, 19.80 54.44, 54.59 
4 0 4 30.83，30.97 46.33, 46.53 16.05, 16.29 16.09, 16.16 19.69，19.80 54.44, 54.58 
4 0 5 30.83, 30.96 46.33, 46.53 16.05’ 16.30 16.08, 16.16 19.68，19.79 54.45，54.59 
4 0 6 30.83’ 30.96 46.32，46.52 16.06, 16.30 16.08，16.16 19.68, 19.78 54.44, 54.59 
4 0 7 30.83, 30.96 46.31，46.51 16.07, 16.31 16.09, 16.16 19.66, 19.78 54.46, 54.61 
4 0 8 30.83, 30.96 46.31, 46.51 16.07, 16.32 16.09’ 16.16 19.66, 19.78 54.46，54.61 
4 0 9 30.83，30.96 46.31, 46.51 16.07, 16.32 16.09’ 16.16 19.66，19.78 54.46, 54.61 
4 1 0 30.83, 30.96 46.31, 46.51 16.07, 16.32 16.09, 16.16 19.66’ 19.78 54.46，54.61 
— 0 ^ 30.83, 30.96~~46.48, 46.69~~15.89, 16.14 16.09, 16.16 19.68, 19.79 54.45’ 54.60 
5 0 1 30.83, 30.96 46.39, 46.60 15.98, 16.23 16.09，16.17 19.67’ 19.79 54.44’ 54.60 
5 0 2 30.83, 30.96 46.36，46.56 16.02, 16.26 16.09，16.17 19.68，19.80 54.44，54.59 
5 0 3 30.83，30.96 46.34, 46.54 16.04, 16.29 16.09，16.17 19.68，19.79 54.44, 54.60 
5 0 4 30.83, 30.96 46.32，46.53 16.06’ 16.30 16.09，16.16 19.67, 19.78 54.45，54.60 
5 0.5 30.83，30.96 46.32, 46.53 16.05, 16.30 16.09, 16.16 19.68，19.79 54.45，54.59 
‘ “ continued on next page 
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LWMS Policy Machine 1 F Machine 2 
BS W Busy Setup ^ Busy Setup ld\e 
~ ^ 30.83，30.96~~46.32’ 46.52~~16.05’ 16.31 16.09, 16.16 19.67, 19.79 54.45，54.60 
5 0.7 30.83，30.96 46.31, 46.51 16.07, 16.32 16.09, 16.17 19.66，19.78 54.46，54.61 
5 0.8 30.83，30.96 46.31, 46.51 16.07, 16.32 16.09, 16.17 19.66，19.78 54.46，54.61 
5 0.9 30.83, 30.96 46.31，46.51 16.07, 16.32 16.09, 16.17 19.66，19.78 54.46, 54.61 
5 1.0 30.83, 30.96 46.31，46.51 16.07, 16.32 16.09, 16.17 19.66, 19.78 54.46, 54.61 
~ 6 ^ 30.83, 30.96~~46.44, 46.64~~15.94, 16.18 16.09, 16.16 19.69, 19.81 54.43, 54.58 
6 0.1 30.83, 30.96 46.40，46.59 15.99，16.23 16.09, 16.16 19.69, 19.80 54.43, 54.57 
6 0.2 30.83, 30.96 46.34, 46.54 16.05，16.28 16.09, 16.16 19.68，19.80 54.43, 54.59 
6 0.3 30.83, 30.96 46.34, 46.54 16.04，16.29 16.09, 16.16 19.69, 19.80 54.43, 54.58 
6 0.4 30.83, 30.96 46.33, 46.53 16.05，16.29 16.09, 16.16 19.68, 19.79 54.44’ 54.59 
6 0.5 30.83，30.96 46.33, 46.53 16.05，16.29 16.09，16.17 19.68, 19.80 54.44, 54.58 
6 0.6 30.83，30.96 46.33, 46.52 16.06, 16.30 16.09, 16.16 19.67, 19.79 54.45, 54.59 
6 0.7 30.83, 30.96 46.32, 46.52 16.06, 16.31 16.09, 16.16 19.67，19.79 54.45，54.60 
6 0.8 30.83, 30.96 46.32, 46.52 16.06, 16.31 16.09，16.16 19.67, 19.79 54.45, 54.60 
6 0.9 30.83，30.96 46.32, 46.52 16.06, 16.31 16.09, 16.16 19.67, 19.79 54.45, 54.60 
6 1.0 30.83, 30.96 46.32, 46.52 16.06, 16.31 16.09, 16.16 19.67, 19.79 54.45, 54.60 
— 0 ^ 30.83, 30.96~~46.42, 46.63~~15.95, 16.20 16.09, 16.17 19.67, 19.78 54.45, 54.60 
7 0 1 30.83，30.97 46.37，46.57 16.00’ 16.25 16.09, 16.16 19.67, 19.78 54.45, 54.60 
7 0.2 30.83, 30.97 46.35, 46.55 16.03, 16.28 16.08, 16.16 19.67，19.79 54.44’ 54.59 
7 0 3 30.83, 30.97 46.33, 46.53 16.05, 16.29 16.08, 16.16 19.68，19.79 54.44, 54.59 
7 0 4 30.83, 30.96 46.33, 46.53 16.05，16.30 16.09, 16.17 19.67, 19.78 54.46，54.60 
7 0.5 30.83, 30.96 46.33，46.53 16.05, 16.30 16.09，16.17 19.67, 19.78 54.45，54.59 
7 0 6 30.83, 30.96 46.32，46.52 16.06，16.31 16.10，16.17 19.66，19.78 54.46, 54.60 
7 0 7 30.83，30.96 46.32, 46.52 16.06, 16.31 16.09, 16.16 19.67, 19.78 54.46, 54.60 
7 0 8 30.83, 30.96 46.32, 46.52 16.06, 16.31 16.09, 16.16 19.67，19.78 54.46, 54.60 
7 0 9 30.83，30.96 46.32, 46.52 16.06, 16.31 16.09’ 16.16 19.67, 19.78 54.46, 54.60 
7 1.0 30.83, 30.96 46.32, 46.52 16.06, 16.31 16.09, 16.16 19.67, 19.78 54.46, 54.60 
^ O l 30.83’ 30.96~"46.37, 46.58~~16.00，16.26 16.09, 16.17 19.65, 19.77 54.47’ 54.62 
8 0 1 30.83, 30.96 46.35, 46.55 16.03，16.27 16.09, 16.17 19.67, 19.78 54.45，54.59 
8 0 2 30.83，30.96 46.33, 46.52 16.06，16.30 16.09，16.17 19.67，19.79 54.45, 54.59 
8 0 3 30.83’ 30.96 46.32，46.51 16.07, 16.31 16.09，16.17 19.67, 19.79 54.45，54.60 
8 0 4 30.83，30.96 46.32, 46.51 16.07, 16.31 16.09, 16.16 19.68，19.79 54.43, 54.59 
8 0 5 30.83, 30.96 46.31，46.51 16.07, 16.32 16.09, 16.16 19.67’ 19.79 54.45, 54.60 
8 0 6 30.83, 30.96 46.32, 46.51 16.06, 16.31 16.09, 16.16 19.67, 19.79 54.45，54.60 
8 0 7 30.83, 30.96 46.32, 46.51 16.06, 16.31 16.09, 16.17 19.67，19.78 54.45, 54.60 
8 0 8 30.83, 30.96 46.32, 46.51 16.06, 16.31 16.09, 16.17 19.67, 19.78 54.45, 54.60 
8 0 9 30.83, 30.96 46.32, 46.51 16.06, 16.31 16.09’ 16.17 19.67, 19.78 54.45, 54.60 
8 1 0 30.83’ 30.96 46.32, 46.51 16.06, 16.31 16.09，16.17 19.67, 19.78 54.45，54.60 
~ § 0 ^ 30.83, 30.96~~46.37’ 46.57~~16.02，16.26 16.09, 16.16 19.67，19.79 54.45, 54.60 
9 0 1 30.83, 30.96 46.34，46.54 16.04, 16.29 16.09, 16.16 19.67, 19.78 54.46，54.61 
9 0 2 30.83, 30.96 46.32, 46.51 16.07, 16.31 16.09，16.16 19.67, 19.78 54.46, 54.60 
9 0 3 30.83’ 30.96 46.33, 46.51 16.06’ 16.30 16.08, 16.16 19.67, 19.78 54.45’ 54.59 
9 0 4 30.83，30.96 46.32, 46.52 16.06, 16.31 16.08, 16.16 19.67, 19.79 54.44，54.59 
9 0 5 30.83, 30.96 46.32, 46.52 16.06, 16.31 16.09, 16.16 19.67’ 19.79 54.44’ 54.59 
9 0 6 30.83, 30.96 46.32, 46.52 16.06, 16.30 16.09, 16.16 19.67, 19.78 54.44, 54.59 
9 0 7 30.83, 30.96 46.32, 46.52 16.06, 16.30 16.08, 16.16 19.67，19.78 54.44，54.59 
9 0 8 30.83, 30.96 46.32, 46.52 16.06, 16.30 16.08’ 16.16 19.67, 19.78 54.44, 54.59 
9 0 9 30.83, 30.96 46.32, 46.52 16.06，16.30 16.08，16.16 19.67, 19.78 54.44’ 54.59 
9 1 0 30.83, 30.96 46.32, 46.52 16.06, 16.30 16.08，16.16 19.67，19.78 54.44, 54.59 
" T ^ 0"0 30.83, 30.96~~46.35’ 46.55~~16.03, 16.28 16.09, 16.16 19.68, 19.79 54.45，54.59 
10 0 1 30.83, 30.96 46.33, 46.53 16.05, 16.30 16.08’ 16.16 19.68’ 19.79 54.44, 54.59 
10 0 2 30.83, 30.96 46.32, 46.52 16.06, 16.30 16.09, 16.17 19.67，19.78 54.45’ 54.60 
10 0 3 30.83，30.96 46.32, 46.52 16.06, 16.31 16.09, 16.16 19.67, 19.79 54.45’ 54.59 
10 0 4 30.83，30.96 46.32, 46.51 16.06, 16.31 16.08, 16.16 19.68’ 19.79 54.44’ 54.59 
10 0.5 30.83，30.96 46.32, 46.52 16.06’ 16.31 16.08，16.16 19.68, 19.79 54.44’ 54.59 
10 0 6 30.83, 30.96 46.32, 46.51 16.06’ 16.31 16.08，16.16 19.68，19.79 54.44’ 54.59 
10 0 7 30.83，30.96 46.32, 46.51 16.06, 16.31 16.08，16.16 19.68, 19.79 54.44’ 54.59 
10 0.8 30.83，30.96 46.32，46.51 16.06, 16.31 16.08’ 16.16 19.68，19.79 54.44，54.59 
10 0 9 30.83, 30.96 46.32, 46.51 16.06’ 16.31 16.08, 16.16 19.68，19.79 54.44，54.59 
10 1.0 30.83, 30.96 46.32, 46.51 16.06, 16.31 16.08, 16.16 19.68，19.79 54.44, 54.59 
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B.2 Assembly Lines Model 
B.2.1 WIP, Batch Size and Throughput 
Product 1 Product 2 
Policy WIP Batch Size Throughput Batch Size Throughput 
FIFO_REGARD 1980.78, 1994.48~~1.49，1.50 438398, 4 3 8 7 0 4 ~ 3.39, 3.41 994697, 995437 
RANDOM_REGARD 2037.75，2049.89 1.47，1.47 439258, 440384.59 3.30, 3.31 987269, 988938 
FIFO_AVOID 423.44，424.77 3.75’ 3.77 478746, 478958 8.43, 8.48 1074548, 1074804 
RANDOM_AVOID 423.29, 424.91 3.75, 3.77 478923, 479188 8.43’ 8.48 1074173，1074641 
LWMS Policy Product 1 Product 2 ~ ~ “ 
BS W WIP Batch Size Throughput Batch Size Throughput 
— o l 828.47, 831.54 1.45，1.45 438256, 438640 3.22, 3.23 984572’ 984889 
1 0 1 354.65, 356.94 5.33, 5.39 493043，493287 11.79, 11.94 1098654, 1099011 
1 0 2 350.68, 352.92 5.40, 5.46 493073, 493393 11.93, 12.08 1097788，1098185 
1 0 3 350.20, 352.39 5.37, 5.44 493307, 493575 11.86，12.02 1097371, 1097835 
1 0 4 350.15, 352.27 5.41, 5.47 493487, 493905 11.95，12.08 1097041, 1097626 
1 0 5 350.19, 352.33 5.43, 5.49 493553, 494035 12.02, 12.15 1096843，1097495 
1 0 6 350.18, 352.36 5.40, 5.47 493595, 494083 11.94, 12.10 1096819，1097459 
1 0 7 350.34, 352.45 5.40, 5.47 493670, 494127 11.93，12.10 1096732, 1097367 
1 0 8 350.35, 352.45 5.43, 5.50 493624，494084 12.00, 12.16 1096775, 1097428 
1 0 9 350 40, 352.57 5.43, 5.49 493624，494084 11.98，12.13 1096809, 1097455 
1 1 0 350.47, 352.58 5.40, 5.47 493595, 494038 11.95, 12.10 1096817, 1097462 
^ ^ 386.06, 389.69 3.87, 3.95 489492, 4 8 9 6 6 1 ~ 8.44, 8.62 1081851，1083207 
2 o"l 350.58, 352.75 5.41, 5.47 493054，493262 11.97，12.10 1097779，1098279 
2 0 2 349.75, 351.93 5.41, 5.48 493101，493304 11.97, 12.11 1097564, 1097941 
2 0'3 349.56，351.75 5.43, 5.49 493234, 493559 12.01, 12.16 1097327，1097652 
2 0 4 349.44, 351.66 5.43, 5.49 493291, 493591 12.02, 12.15 1097228, 1097661 
2 0"5 349.48, 351.68 5.43，5.49 493245, 493564 12.00，12.14 1097273，1097677 
2 0 6 349.54, 351.74 5.43, 5.48 493250，493589 12.01，12.12 1097184, 1097645 
2 0 7 349.52，351.75 5.43, 5.48 493243, 493567 12.00, 12.11 1097246, 1097689 
2 o 's 349.54, 351.74 5.43, 5.49 493253, 493586 12.01, 12.12 1097246, 1097689 
2 0 9 349.53, 351.74 5.43，5.49 493275, 493594 12.01，12.13 1097234, 1097670 
2 i ' o 349.53, 351.75 5.43, 5.49 493275, 493594 12.00, 12.13 1097234，1097670 
— ^ 356.08, 358.31 5.25，5.31 492811, 493048 11.61, 11.76 1098009，1098487 
3 0 1 350.29’ 352.53 5.43, 5.50 493083, 493321 12.02，12.16 1097676, 1098084 
3 0 2 349.84, 352.05 5.45, 5.51 493178, 493452 12.07, 12.18 1097478, 1097877 
3 0 3 349.71, 351.89 5.43, 5.49 493271, 493553 12.00, 12.14 1097375’ 1097784 
3 0 4 349.73, 351.95 5.43, 5.51 493270, 493568 12.00，12.18 1097350，1097734 
3 0 5 349.66, 351.87 5.44, 5.51 493262, 493546 12.04, 12.19 1097379, 1097751 
3 o"e 349.61，351.79 5.45, 5.50 493266, 493557 12.05, 12.17 1097378，1097751 
3 0"7 349.60, 351.79 5.44, 5.51 493266, 493557 12.05, 12.20 1097368, 1097747 
3 o 's 349.59, 351.78 5.44, 5.51 493266，493557 12.05, 12.19 1097359，1097740 
3 0 9 349.59, 351.78 5.44, 5.50 493266, 493557 12.05，12.19 1097359，1097740 
3 i ' o 349.60, 351.79 5.45，5.50 493257, 493551 12.06, 12.19 1097361，1097753 
— o l 352.81, 355.03 5.33, 5.39 493034, 493311 11.80，11.94 1098199，1098590 
4 0 1 350.20, 352.35 5.42, 5.48 493172，493410 11.99，12.13 1097459, 1097967 
4 0 2 349.79, 351.96 5.43, 5.50 493252, 493526 12.02，12.16 1097365, 1097750 
4 0 3 349.85, 352.04 5.42，5.49 493263，493605 11.99, 12.14 1097360, 1097784 
4 0 4 349.85, 352.01 5.43, 5.49 493216, 493607 12.00，12.14 1097374，1097828 
4 0'5 349.84, 352.00 5.41, 5.48 493215, 493609 11.96, 12.12 1097338，1097789 
4 0 6 349.82, 351.98 5.42, 5.48 493206, 493603 12.00, 12.13 1097338, 1097789 
4 0 7 349.81, 351.98 5.43, 5.49 493199, 493595 12.01, 12.14 1097342, 1097800 
4 0_8 349.81, 351.98 5.42, 5.49 493205, 493604 12.01, 12.14 1097338’ 1097789 
4 0'9 349.81, 351.98 5.42，5.49 493205, 493604 12.01, 12.14 1097338, 1097789 
4 1 0 349.81, 351.98 5.42，5.49 493205, 493604 12.01, 12.14 1097338, 1097789 
— 0 ^ 351.78, 353.98 5.35, 5.40 493106, 493344 11.83，11.95 1097847, 1098255 
5 0 1 350.06, 352.20 5.43, 5.49 493156, 493443 12.02, 12.15 1097544，1098003 
5 0 2 349.93, 352.14 5.44, 5.51 493248，493575 12.05, 12.18 1097442, 1097914 
5 0.3 349.90, 352.07 5.43, 5.48 493272, 493625 12.00, 12.11 1097405, 1097801 
“ continued on next page 
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LWMS Policy Product 1 Product 2 
BS W WIP Batch Size Throughput Batch Size Throughput 
~ ^ ^ 349.82, 352.04~~5.43, 5.50~~493326, 493780~~12.03, 12.17~~1097290, 1097749 
5 0.5 349.87, 352.07 5.44, 5.50 493308，493769 12.03, 12.17 1097287, 1097737 
5 0.6 349.94, 352.15 5.44, 5.51 493301，493761 12.04, 12.18 1097298, 1097742 
5 0.7 349.93，352.14 5.44，5.51 493301, 493761 12.05, 12.18 1097298, 1097742 
5 0.8 349.94, 352.14 5.44, 5.51 493301，493761 12.05, 12.18 1097298, 1097742 
5 0.9 349.94, 352.14 5.44，5.51 493301，493761 12.05, 12.18 1097298, 1097742 
5 1.0 349.94, 352.14 5.44, 5.51 493301, 493761 12.05, 12.18 1097298, 1097742 
~ ^ 00~~‘ 351.36, 353.54~~5.37, 5.43~~493145，493440 11.87, 12.01 1097666, 1098196 
6 0 1 349.86, 352.11 5.43, 5.49 493336, 493681 12.01, 12.15 1097253，1097667 
6 0 2 349.79，352.07 5.43, 5.50 493443, 493844 12.04, 12.17 1097069, 1097476 
6 0 3 349.88, 352.11 5.43, 5.50 493635, 494026 12.03，12.16 1096878, 1097322 
6 0 4 349.99, 352.20 5.43，5.50 493678, 494087 12.02，12.16 1096832，1097278 
6 0.5 349.91，352.11 5.43, 5.49 493669, 494082 12.01, 12.15 1096854, 1097287 
6 0 6 349.93, 352.15 5.44, 5.50 493669, 494082 12.04，12.16 1096854, 1097287 
6 0 7 349.95, 352.16 5.44, 5.50 493669，494082 12.03，12.16 1096854, 1097287 
6 0 8 349.95, 352.16 5.44，5.50 493669, 494082 12.03, 12.16 1096854, 1097287 
6 0 9 349.95, 352.16 5.44, 5.50 493669, 494082 12.03，12.16 1096854, 1097287 
6 1 0 349.95, 352.16 5.44，5.50 493669，494082 12.03, 12.16 1096854, 1097287 
— ^ 351.05, 353.21~~5.38, 5.44~~493156, 493638 11.91, 12.04 1097462, 1097904 
7 0 1 350.02, 352.18 5.45, 5.51 493251, 493603 12.06, 12.20 1097228, 1097752 
7 0 2 350.00，352.17 5.42, 5.50 493238, 493571 12.01, 12.17 1097269，1097768 
7 0 3 349.95，352.10 5.43, 5.51 493255, 493658 12.03, 12.20 1097231, 1097762 
7 0 4 350.00, 352.16 5.45, 5.51 493276，493683 12.05, 12.20 1097152, 1097736 
7 0 5 349.97, 352.17 5.45, 5.52 493292, 493696 12.06, 12.21 1097142, 1097731 
7 0 6 349.96, 352.16 5.45, 5.52 493282，493691 12.05，12.21 1097132, 1097711 
7 0 7 349.96, 352.15 5.45，5.52 493282, 493691 12.06，12.21 1097139，1097718 
7 0 8 349.96, 352.15 5.45，5.52 493282，493691 12.06, 12.21 1097139, 1097718 
7 0 9 349.95, 352.15 5.45, 5.52 493282，493691 12.06，12.21 1097139, 1097718 
7 1 0 349.95, 352.15 5.45，5.52 493282, 493691 12.06, 12.21 1097139，1097718 
^ O l 351.15，353.37~~5.40, 5 .45~"493316, 493793 11.92, 12.05 1097338, 1097895 
8 0 1 349.94, 352.06 5.45, 5.51 493333，493880 12.05, 12.19 1097077, 1097560 
8 0 2 349.89，352.07 5.43, 5.50 493415, 493979 12.01, 12.14 1096986，1097487 
8 0 3 349.89, 352.04 5.44, 5.50 493371，493918 12.03, 12.16 1097011, 1097537 
8 0 4 349.94, 352.08 5.44, 5.50 493380, 493938 12.03，12.16 1096980, 1097523 
8 0 5 349.94, 352.05 5.44, 5.50 493380, 493938 12.02, 12.16 1096980, 1097523 
8 0 6 349.94, 352.04 5.43, 5.49 493380, 493938 12.01, 12.15 1096980, 1097523 
8 0 7 349.94, 352.04 5.43, 5.49 493380, 493938 12.01，12.15 1096980, 1097523 
8 0 8 349.94, 352.04 5.43, 5.49 493380, 493938 12.01, 12.15 1096980, 1097523 
8 0 9 349.94, 352.04 5.43, 5.49 493380, 493938 12.01，12.15 1096980, 1097523 
8 1 0 349.94, 352.04 5.43，5.49 493380, 493938 12.01, 12.15 1096980，1097523 
~"§ F0 350.64, 352.76~~5.42, 5.48~~493202，493668 12.00, 12.12 1097313, 1097952 
9 0 1 349.88, 352.07 5.46, 5.52 493374, 493839 12.09, 12.21 1097050, 1097660 
9 0 2 349.86, 352.07 5.45, 5.51 493385，493858 12.05，12.20 1097005, 1097616 
9 0 3 349.84, 352.02 5.45, 5.52 493391，493867 12.06, 12.21 1097027, 1097654 
9 0 4 349.88’ 352.05 5.44, 5.51 493401, 493872 12.04, 12.18 1097019, 1097647 
9 0 5 349.87, 352.03 5.43, 5.50 493401, 493872 12.02, 12.16 1097019, 1097647 
9 0 6 349.89, 352.04 5.44, 5.50 493401, 493872 12.04，12.18 1097019, 1097647 
9 0 7 349.88，352.04 5.44，5.51 493401, 493872 12.05, 12.19 1097019’ 1097647 
9 0 8 349.89, 352.05 5.44, 5.51 493401, 493872 12.05, 12.19 1097019，1097647 
9 0 9 349.89, 352.05 5.44, 5.51 493401, 493872 12.05, 12.19 1097019, 1097647 
9 1 0 349.89，352.05 5.44，5.51 493401, 493872 12.05, 12.19 1097019，1097647 
" T ^ r O 350.43, 352.61~~5.40，5.46~"493352, 493786 11.96, 12.09 1097192, 1097745 
10 0 1 349.77, 351.99 5.45, 5.53 493484，493954 12.08, 12.24 1097035, 1097512 
10 0 2 349.81, 352.01 5.45, 5.53 493554, 494079 12.05, 12.24 1096908, 1097414 
10 0 3 349.89, 352.08 5.44, 5.52 493564, 494099 12.03，12.20 1096883, 1097394 
10 0 4 349.93, 352.14 5.44, 5.51 493574, 494104 12.04, 12.19 1096883, 1097394 
10 0 5 349.94, 352.13 5.45, 5.52 493574, 494104 12.06, 12.20 1096869, 1097378 
10 0 6 349.94, 352.12 5.44, 5.51 493574, 494104 12.05，12.18 1096873，1097374 
10 0 7 349.92, 352.11 5.45, 5.51 493574, 494104 12.06, 12.18 1096873，1097374 
10 0 8 349.91, 352.10 5.45，5.52 493574, 494104 12.06, 12.19 1096880, 1097382 
10 0 9 349.91, 352.10 5.45, 5.52 493574, 494104 12.06, 12.19 1096880, 1097382 
10 1.0 349.91, 352.10 5.45, 5.52 493574, 494104 12.06, 12.19 1096880，1097382 
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B.2.2 MCT and SDCT 
Product 1 Product 2 
Policy 5 ^ SDCT y ^ SDCT 
FIFO REGARD 469.45, 473.43 133.79, 135.15 469.42, 473.38 132.84, 134.17 
RANDOM-REGARD 46.71, 48.46 206.35, 219.14 46.81，48.43 208.72, 221.42 
FIFO_AVOID 32.47, 32.67 7.63, 7.76 30.82, 31.00 6.84, 6.95~" 
RANDOM-AVOID 27.86, 28.48 79.31, 88.27 26.14, 26.55 78.52，84.37 
LWMS Policy Product 1 Product 2 
BS W MCT SDCT ^ ^ SDCT 
n： 00 160.37, 161.15~~57.85, 58.11~~159.34, 160.17~~57.47, 57.75 
1 0.1 30.27, 30.53 4.44, 4.60 29.80, 30.08 4.26, 4.43 
1 0.2 29.57, 29.80 4.56, 4.67 28.59, 28.83 4.11，4.22 
1 0.3 29.73, 29.95 4.75, 4.87 28.34, 28.57 4.08, 4.18 
1 0.4 29.90, 30.13 4.89, 5.02 28.25, 28.46 4.05, 4.15 
1 0.5 30.00, 30.23 4.98, 5.17 28.23, 28.45 4.09，4.20 
1 0.6 30.06, 30.31 5.04, 5.21 28.21, 28.43 4.11，4.19 
1 0.7 30.13, 30.34 5.10, 5.29 28.22, 28.42 4.10, 4.20 
1 0.8 30.16, 30.40 5.08, 5.24 28.22, 28.44 4.07, 4.17 
1 0.9 30.19, 30.45 5.14, 5.34 28.24, 28.46 4.07, 4.18 
1 1.0 30.17, 30.43 5.11, 5.29 28.22，28.45 4.08, 4.18 
—1 0 38.30, 39.06 11.12，11.67 38.57, 39.29 11.06, 11.60 
2 0.1 29.11, 29.35 4.26, 4.38 28.75, 28.98 4.15, 4.26 
2 0.2 29.20, 29.42 4.41, 4.53 28.43, 28.64 4.09, 4.20 
2 0.3 29.33, 29.56 4.52，4.65 28.30, 28.53 4.07, 4.15 
2 0.4 29.40, 29.63 4.53, 4.68 28.24, 28.46 4.01, 4.11 
2 0.5 29.45，29.68 4.61, 4.74 28.24, 28.46 4.04, 4.13 
2 0.6 29.48, 29.72 4.67, 4.80 28.25, 28.47 4.07, 4.15 
2 0.7 29.47, 29.71 4.64, 4.78 28.24，28.46 4.06, 4.15 
2 0.8 29.47, 29.72 4.65, 4.79 28.24, 28.46 4.05, 4.14 
2 0.9 29.47, 29.71 4.64, 4.78 28.24, 28.47 4.07, 4.15 
2 1.0 29.47, 29.71 4.65, 4.79 28.24, 28.47 4.07, 4.15 
" 1 O l 30.13, 30.41 4.78, 4.98 30.44，30.77 4.99, 5.22~~ 
3 0.1 29.14, 29.38 4.34, 4.45 28.66, 28.90 4.26, 4.37 
3 0.2 29.20, 29.43 4.42, 4.54 28.44, 28.65 4.16, 4.24 
3 0.3 29.30, 29.54 4.52, 4.64 28.34, 28.56 4.11，4.19 
3 0.4 29.34, 29.58 4.53, 4.68 28.32, 28.55 4.11, 4.19 
3 0.5 29.39, 29.60 4.56, 4.73 28.29, 28.51 4.06, 4.16 
3 0.6 29.37, 29.61 4.56, 4.73 28.28, 28.51 4.08, 4.18 
continued on next page 
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L W M S Pol icy Product 1 Product 2 
BS W M C T S D C T M C T S D C T 
^ 0 7 29.35, 29.59 4.56，4.73 28.28, 28.51 4.07, 4.17 
3 0.8 29.35, 29.58 4.55, 4.72 28.28, 28.51 4.07, 4.16 
3 0.9 29.35, 29.59 4.55, 4.73 28.28, 28.51 4.07, 4.15 
3 1.0 29.36, 29.60 4.56, 4.74 28.28, 28.51 4.07, 4.16 
~ 1 0 29.52, 29.73 4.43, 4.53 29.46, 29.67 4.61，4.72 
4 0.1 29.18, 29.42 4.35, 4.46 28.56, 28.80 4.26, 4.37 
4 0.2 29.27, 29.48 4.46, 4.58 28.41, 28.64 4.17, 4.27 
4 0.3 29.36, 29.58 4.54, 4.68 28.37, 28.60 4.16, 4.25 
4 0.4 29.37, 29.61 4.58, 4.73 28.37, 28.59 4.17, 4.26 
4 0.5 29.40, 29.63 4.58, 4.73 28.35, 28.57 4.16, 4.25 
4 0.6 29.38, 29.62 4.55, 4.73 28.35, 28.57 4.15, 4.23 
4 0.7 29.39, 29.62 4.56, 4.74 28.34, 28.56 4.15, 4.23 
4 0.8 29.38, 29.62 4.56, 4.74 28.35, 28.57 4.14, 4.23 
4 0.9 29.38, 29.62 4.56, 4.74 28.35, 28.57 4.15, 4.23 
4 1.0 29.38, 29.62 4.56, 4.74 28.35, 28.57 4.15，4.23 
~ 5 0 0 29.43, 29.64 4.42，4.53 29.09, 29.34 4.60, 4.70 
5 0.1 29.26, 29.47 4.43, 4.56 28.50, 28.72 4.27, 4.37 
5 0.2 29.36, 29.58 4.51,4.65 28.41, 28.64 4.21,4.30 
5 0.3 29.35, 29.57 4.54, 4.66 28.35, 28.58 4.20, 4.30 
5 0.4 29.40, 29.64 4.57, 4.72 28.36, 28.59 4.21, 4.30 
5 0.5 29.40, 29.64 4.56, 4.71 28.36, 28.60 4.22, 4.32 
5 0.6 29.40, 29.63 4.57, 4.71 28.37, 28.62 4.23, 4.33 
5 0.7 29.39, 29.62 4.57, 4.71 28.37, 28.62 4.23, 4.33 
5 0.8 29.39, 29.62 4.58, 4.72 28.37, 28.62 4.22, 4.32 
5 0.9 29.39, 29.62 4.58, 4.72 28.37, 28.62 4.22，4.32 
5 1.0 29.39, 29.62 4.58，4.72 28.37, 28.62 4.22, 4.32 
~ 6 0 0 29.51, 29.73 4.45, 4.58 28.95, 29.16 4.57, 4.67 
6 0.1 29.30, 29.52 4.45, 4.56 28.44, 28.65 4.26, 4.37 
6 0.2 29.37, 29.60 4.54, 4.67 28.37, 28.61 4.25, 4.34 
6 0.3 29.43, 29.67 4.60，4.71 28.37, 28.60 4.27, 4.36 
6 0.4 29.45, 29.67 4.66，4.77 28.39, 28.62 4.29, 4.38 
6 0.5 29.46, 29.66 4.64, 4.79 28.35, 28.58 4.26, 4.36 
6 0.6 29.46, 29.68 4.65, 4.81 28.36, 28.60 4.25, 4.36 
6 0.7 29.46，29.68 4.65, 4.80 28.37, 28.60 4.27, 4.37 
6 0.8 29.46, 29.68 4.65, 4.80 28.37, 28.59 4.26, 4.36 
6 0.9 29.46, 29.68 4.65, 4.80 28.37, 28.59 4.26, 4.36 
6 1.0 29.46, 29.68 4.65, 4.80 28.37, 28.59 4.26, 4.36 
~ 7 0 0 29.54, 29.77 4.51, 4.63 28.76, 28.98 4.47, 4.58 
7 0.1 29.38, 29.62 4.54，4.68 28.43, 28.65 4.27, 4.36 
7 0.2 29.44, 29.66 4.64,4.78 28.38, 28.61 4.27, 4.38 
7 0.3 29.45, 29.70 4.64, 4.80 28.36, 28.60 4.23, 4.35 
“ “ continued on next page | 71 
L W M S Policy Product 1 Product 2 
BS W M C T SDCT M C T SDCT 
~ 7 0 29.48, 29.73 4.68, 4.82 28.36, 28.60 4.21, 4.33 
7 0.5 29.50, 29.75 4.70, 4.85 28.36, 28.59 4.19, 4.30 
7 0.6 29.49, 29.74 4.68, 4.83 28.36, 28.59 4.20, 4.32 
7 0.7 29.50, 29.74 4.68, 4.82 28.36, 28.59 4.20, 4.31 
7 0.8 29.50, 29.74 4.68, 4.82 28.36, 28.59 4.20, 4.31 
7 0.9 29.49, 29.74 4.67, 4.82 28.36, 28.59 4.20, 4.31 
7 1.0 29.49, 29.74 4.67, 4.82 28.36, 28.59 4.20, 4.31 
~ 8 0 29.62, 29.86 4.64, 4.76 28.66, 28.91 4.42, 4.52 
8 0.1 29.45, 29.68 4.61, 4.75 28.38, 28.60 4.24, 4.35 
8 0.2 29.46, 29.68 4.62, 4.75 28.33, 28.56 4.23, 4.35 
8 0.3 29.50, 29.72 4.67, 4.82 28.31, 28.54 4.23, 4.33 
8 0.4 29.51, 29.73 4.67, 4.80 28.33, 28.57 4.25, 4.33 
8 0.5 29.50, 29.70 4.64, 4.77 28.33, 28.57 4.26, 4.34 
8 0.6 29.49, 29.70 4.64, 4.78 28.34, 28.57 4.25, 4.34 
8 0.7 29.49，29.70 4.64, 4.78 28.34, 28.57 4.25, 4.34 
8 0.8 29.49, 29.70 4.64, 4.78 28.34, 28.57 4.25, 4.34 
8 0.9 29.49, 29.70 4.64, 4.78 28.34, 28.57 4.25, 4.34 
8 1.0 29.49, 29.70 4.64, 4.78 28.34，28.57 4.25，4.34 
~ 9 0 0 29.63, 29.85 4.72, 4.85 28.56, 28.76 4.39, 4.49 
9 0.1 29.49, 29.73 4.64, 4.77 28.33, 28.57 4.24, 4.34 
9 0.2 29.54, 29.75 4.71, 4.86 28.29, 28.55 4.22, 4.32 
9 0.3 29.51, 29.75 4.67, 4.83 28.30, 28.54 4.20, 4.29 
9 0.4 29.50，29.76 4.68, 4.86 28.31, 28.54 4.22, 4.32 
9 0.5 29.51, 29.77 4.69, 4.87 28.31, 28.53 4.20,4.31 
9 0.6 29.51, 29.76 4.69, 4.86 28.31, 28.53 4.21, 4.32 
9 0.7 29.51, 29.76 4.68, 4.86 28.31, 28.53 4.21, 4.32 
9 0.8 29.51, 29.76 4.68，4.86 28.31, 28.54 4.22, 4.32 
9 0.9 29.51, 29.76 4.68, 4.86 28.31, 28.54 4.22, 4.32 
9 1.0 29.51，29.76 4.68, 4.86 28.31, 28.54 4.22, 4.32 
^ 0 29.72, 29.93 4.79, 4.92 28.48, 28.71 4.33，4.45 
10 0.1 29.48, 29.73 4.66, 4.82 28.27, 28.51 4.19，4.31 
10 0.2 29.52, 29.77 4.71, 4.89 28.27, 28.49 4.19, 4.29 
10 0.3 29.55, 29.79 4.78, 4.94 28.29, 28.51 4.20, 4.31 
10 0.4 29.57, 29.81 4.81, 4.93 28.30, 28.52 4.21, 4.32 
10 0.5 29.57, 29.82 4.80, 4.94 28.31, 28.52 4.23, 4.33 
10 0.6 29.57, 29.82 4.81, 4.95 28.31, 28.52 4.23, 4.32 
10 0.7 29.57, 29.82 4.80, 4.95 28.30, 28.52 4.22, 4.32 
10 0.8 29.57, 29.81 4.78,4.93 28.30, 28.51 4.21, 4.31 
10 0.9 29.57, 29.81 4.78, 4.93 28.30, 28.51 4.21, 4.31 
10 1.0 29.57, 29.81 4.78, 4.93 28.30, 28.51 4.21，4.31 
72 
B• 2• 3 Machine Utilization 
Busy Rate 
Policy T r i m / F o r m 1 T r i m / F o r m 2 T r i m / F o r m 3 
F I F O _ R E G A R D 84.76, 84.88~~84.83, 84.95~~~84.83, 84.96 
R A N D O M . R E G A R D 84.51, 84.60 84.48，84.61 84.43, 84.57 
FIFO_AVOID 92.25, 92.35""91.99，92.10~~~91.69, 91.78 
RANDOM_AVOID 92.25, 92.34 92.00, 92.10 91.66，91.77 
LWMS Policy Busy Rate 
BS W T r i m / F o r m 1 T r i m / F o r m 2 T r i m / F o r m 3 
1 ^ 0 84.20, 84.41~~~84.21, 84.42~~84.00, 84.21 
1 0.1 94.34, 94.52 94.16，94.33 94.12, 94.25 
1 0.2 94.20, 94.38 94.17, 94.34 94.11, 94.26 
1 0.3 94.29, 94.44 94.15, 94.29 94.02, 94.19 
1 0.4 94.29, 94.41 94.15, 94.27 94.05, 94.22 
1 0.5 94.26, 94.40 94.14, 94.28 94.08, 94.22 
1 0.6 94.25, 94.38 94.21, 94.33 94.03, 94.16 
1 0.7 94.21, 94.36 94.21, 94.33 94.02, 94.18 
1 0.8 94.23, 94.37 94.22, 94.33 94.04, 94.18 
1 0.9 94.23, 94.38 94.17, 94.30 94.06, 94.22 
_ J 0 94.26, 94.41 94.17, 94.32 94.03, 94.20 
^ 0 93.09, 93.28~~93.01, 93.16~~92.99, 93.15 
2 0.1 94.13, 94.32 94.03, 94.20 94.24, 94.44 
2 0.2 94.27, 94.41 93.97，94.14 94.20, 94.34 
2 0.3 94.19, 94.33 94.03, 94.15 94.22, 94.38 
2 0.4 94.24，94.40 93.99, 94.15 94.17, 94.32 
2 0.5 94.23, 94.38 94.00, 94.13 94.23, 94.38 
2 0.6 94.17, 94.36 94.03, 94.21 94.21, 94.37 
2 0.7 94.15, 94.37 93.99，94.18 94.22，94.36 
2 0.8 94.16, 94.37 94.00, 94.20 94.23，94.37 
2 0.9 94.16, 94.36 94.01，94.19 94.23, 94.37 
_ 2 0 94.15，94.36 94.02，94.20 94.23，94.37 
~ 3 0 94.15, 94.29~~94.16, 94.30~~~94.19, 94.32 
3 0.1 94.12, 94.31 94.03, 94.20 94.29, 94.43 
3 0.2 94.17, 94.33 93.98, 94.17 94.26, 94.42 
3 0.3 94.18, 94.33 94.02, 94.16 94.26, 94.40 
3 0.4 94.20, 94.34 94.03, 94.15 94.25, 94.39 
3 0.5 94.18, 94.30 94.03, 94.20 94.22, 94.38 
3 0.6 94.21, 94.32 94.02, 94.18 94.23, 94.38 
3 0.7 94.17, 94.30 94.04, 94.20 94.26, 94.41 
3 0.8 94.19，94.31 94.02, 94.18 94.27, 94.43 
3 0.9 94.20, 94.32 94.01，94.18 94.26, 94.42 
_ 3 0 94.20, 94.32 94.03, 94.19 94.25，94.40 飞、 
continued on next page 
L W M S Pol icy Busy Rate 
BS W T r i m / F o r m 1 T r i m / F o r m 2 T r i m / F o r m 3 
~ 4 0 94.16, 94.32~~94.12, 94.27~~~94.30, 94.43 
4 0.1 94.20, 94.33 94.01, 94.15 94.22, 94.38 
4 0.2 94.23, 94.36 93.98，94.12 94.24, 94.39 
4 0.3 94.22, 94.33 94.02, 94.18 94.24, 94.42 
4 0.4 94.23, 94.37 93.97，94.13 94.23，94.39 
4 0.5 94.20, 94.38 93.97, 94.13 94.25, 94.40 
4 0.6 94.18, 94.33 93.97, 94.14 94.29，94.42 
4 0.7 94.20, 94.35 93.96，94.14 94.28, 94.41 
4 0.8 94.21, 94.35 93.95, 94.15 94.27, 94.40 
4 0.9 94.22, 94.37 93.94, 94.14 94.26, 94.40 
4 1.0 94.22, 94.37 93.94, 94.14 94.26, 94.40 
~ 1 0 94.19, 94.36~~~94.03，94.18~~94.29, 94.43 
5 0.1 94.12, 94.26 94.10，94.23 94.22, 94.42 
5 0.2 94.18，94.30 94.08, 94.26 94.22, 94.37 
5 0.3 94.17, 94.32 94.04, 94.21 94.24, 94.40 
5 0.4 94.18, 94.37 94.02, 94.16 94.25, 94.40 
5 0.5 94.24, 94.38 94.04, 94.17 94.22, 94.33 
5 0.6 94.21, 94.35 94.05, 94.19 94.24, 94.36 
5 0.7 94.20, 94.34 94.05, 94.19 94.25, 94.36 
5 0.8 94.20, 94.34 94.05, 94.19 94.25, 94.36 
5 0.9 94.20, 94.34 94.05, 94.19 94.25, 94.36 
5 1.0 94.20, 94.34 94.05, 94.19 94.25, 94.36 
~ 6 0 94.18, 94.29~~~94.08, 94.24 94.27, 94.42 
6 0.1 94.18, 94.34 94.03，94.16 94.25, 94.39 
6 0.2 94.15, 94.30 93.96, 94.15 94.32, 94.44 
6 0.3 94.14, 94.31 94.02, 94.17 94.26, 94.43 
6 0.4 94.15, 94.31 94.01, 94.17 94.25，94.40 
6 0.5 94.17, 94.32 94.01, 94.17 94.24, 94.41 
6 0.6 94.19, 94.33 94.00，94.18 94.26, 94.42 
6 0.7 94.18, 94.33 94.02, 94.19 94.26, 94.41 
6 0.8 94.18, 94.34 94.02, 94.18 94.25, 94.41 
6 0.9 94.18，94.33 94.01, 94.17 94.26, 94.41 
6 1.0 94.18，94.33 94.01, 94.17 94.26，94.41 
~7 0 94.11，94.24~~94.11, 94.23"""94.29, 94.40 
7 0.1 94.13, 94.30 94.08, 94.22 94.20, 94.36 
7 0.2 94.13, 94.31 94.09, 94.22 94.23, 94.37 
7 0.3 94.15, 94.32 94.03, 94.17 94.26, 94.43 
7 0.4 94.18, 94.30 94.02, 94.17 94.24, 94.40 
7 0.5 94.18, 94.32 94.02, 94.17 94.25, 94.36 
continued on next page 
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L W M S Policy Busy Rate 
BS W T r i m / F o r m 1 T r i m / F o r m 2 T r i m / F o r m 3 
~ 7 0 ^ 94.17, 94.34~~~94.01, 94.15~~~94.24, 94.39 
7 0.7 94.16, 94.34 94.00, 94.14 94.25, 94.40 
7 0.8 94.16, 94.34 94.00, 94.14 94.25, 94.40 
7 0.9 94.17, 94.34 94.00, 94.14 94.25, 94.41 
7 1.0 94.17, 94.34 94.00, 94.14 94.25, 94.41 
~ 8 0 94.17, 94.29~~94.11, 94.23~~94.25, 94.40 
8 0.1 94.23, 94.35 93.96，94.15 94.21, 94.38 
8 0.2 94.10, 94.24 94.08, 94.23 94.27, 94.40 
8 0.3 94.14, 94.31 94.04, 94.23 94.25, 94.37 
8 0.4 94.15, 94.30 93.98, 94.19 94.26，94.40 
8 0.5 94.13, 94.29 94.03, 94.22 94.26，94.41 
8 0.6 94.12, 94.27 94.04, 94.22 94.26, 94.41 
8 0.7 94.12, 94.27 94.04, 94.22 94.26, 94.41 
8 0.8 94.12, 94.27 94.04，94.22 94.26, 94.41 
8 0.9 94.12, 94.27 94.04, 94.22 94.26, 94.41 
8 1.0 94.12, 94.27 94.04, 94.22 94.26, 94.41 
~ 9 0 94.17, 94.30~~~94.00, 94.16~~94.34, 94.47 
9 0.1 94.18, 94.32 93.99, 94.16 94.26, 94.41 
9 0.2 94.14, 94.27 94.00, 94.19 94.29, 94.43 
9 0.3 94.15, 94.27 94.04, 94.22 94.24, 94.37 
9 0.4 94.15, 94.29 94.05, 94.22 94.23, 94.39 
9 0.5 94.22, 94.33 94.06, 94.21 94.17, 94.31 
9 0.6 94.19，94.32 94.06, 94.22 94.18, 94.31 
9 0.7 94.19, 94.33 94.06, 94.22 94.18, 94.32 
9 0.8 94.20, 94.33 94.05，94.21 94.18, 94.32 
9 0.9 94.20, 94.33 94.05, 94.21 94.18, 94.32 
9 1.0 94.20, 94.33 94.05，94.21 94.18, 94.32 
~ l 0 0 94.14，94.28~~94.13, 94.27~~~94.21, 94.33 
10 0.1 94.13, 94.24 94.04, 94.21 94.29, 94.41 
10 0.2 94.19, 94.30 94.08, 94.21 94.24, 94.37 
10 0.3 94.16, 94.30 94.09, 94.25 94.22, 94.37 
10 0.4 94.16, 94.32 94.03, 94.19 94.27, 94.40 
10 0.5 94.18，94.32 94.04, 94.19 94.25, 94.38 
10 0.6 94.18, 94.31 94.05, 94.20 94.25, 94.38 
10 0.7 94.20, 94.32 94.04，94.19 94.25，94.38 
10 0.8 94.19, 94.32 94.03, 94.18 94.26，94.38 
10 0.9 94.19, 94.32 94.03，94.18 94.26, 94.38 
10 1.0 94.19，94.32 94.03, 94.18 94.26, 94.38 
75 
Setup Rate 
Pol icy T r i m / F o r m 1 T r i m / F o r m 2 T r i m / F o r m 3 
F I F O _ R E G A R D 15.12, 15.24 " " "15.05, 15.17"""15.04, 15.17 
R A N D O M J l E G A R D 15.40，15.49 15.39, 15.52 15.43，15.57 
F I F O _ A V O I D 6.58, 6.66 6.66, 6.76 6.72, 6.82~~ 
R A N D O M _ A V O I D 6.59, 6.69 6.67, 6.77 6.71, 6.82 
L W M S Pol icy Setup Rate 
BS W T r i m / F o r m 1 T r i m / F o r m 2 T r i m / F o r m 3 
~ I 0 ^ 15.59, 15.80~~15.58，15.79~~15.79, 16.00 
1 0.1 5.27, 5.44 5.40, 5.56 5.47, 5.61 
1 0.2 5.23, 5.40 5.22, 5.36 5.21, 5.36 
1 0.3 5.16, 5.30 5.22, 5.37 5.28, 5.44 
1 0.4 5.18, 5.29 5.23, 5.35 5.19, 5.37 
1 0.5 5.18，5.32 5.26, 5.38 5.23, 5.37 
1 0.6 5.22, 5.37 5.19, 5.30 5.29, 5.44 
1 0.7 5.24, 5.39 5.19, 5.34 5.28, 5.43 
1 0.8 5.24, 5.38 5.18, 5.31 5.27, 5.41 
1 0.9 5.22, 5.36 5.21，5.35 5.26, 5.41 
1 1.0 5.21, 5.35 5.23, 5.35 5.27, 5.45 
^ 0 6.70，6.88 6.80, 6.97 6.83, 6.99~~ 
2 0.1 5.21, 5.38 5.25, 5.42 5.17, 5.38 
2 0.2 5.08, 5.25 5.30, 5.46 5.21, 5.37 
2 0.3 5.15, 5.29 5.22，5.35 5.16, 5.31 
2 0.4 5.05，5.20 5.23, 5.39 5.19, 5.35 
2 0.5 5.08, 5.23 5.26, 5.38 5.13, 5.31 
2 0.6 5.10, 5.28 5.16, 5.35 5.17, 5.33 
2 0.7 5.09，5.30 5.20, 5.40 5.17, 5.32 
2 0.8 5.09, 5.29 5.19, 5.40 5.16, 5.31 
2 0.9 5.10, 5.29 5.19, 5.38 5.16, 5.30 
2 1 ^ 5.11, 5.31 5.19，5.38 5.16，5.30 
~ 3 0 5.51, 5.66 5.51, 5.64 5.53, 5 . 6 7 " ^ 
3 0.1 5.18, 5.36 5.20, 5.37 5.17, 5.30 
3 0.2 5.14，5.29 5.23，5.42 5.14, 5.29 
3 0.3 5.14, 5.28 5.23, 5.36 5.16, 5.30 
3 0.4 5.15, 5.26 5.22, 5.36 5.19, 5.33 
3 0.5 5.17, 5.27 5.18, 5.36 5.18, 5.35 
3 0.6 5.14, 5.26 5.19, 5.37 5.18, 5.34 
3 0.7 5.17, 5.29 5.20, 5.37 5.16, 5.31 
3 0.8 5.17, 5.29 5.21, 5.39 5.15, 5.31 
3 0.9 5.16, 5.28 5.21, 5.40 5.16, 5.31 
3 0 5.15, 5.28 5.21，5.39 5.17, 5.32 
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L W M S Pol icy Setup Rate 
BS W T r i m / F o r m 1 T r i m / F o r m 2 T r i m / F o r m 3 
~ 1 0 5.42, 5.56 5.38，5.53 5.33, 5 . 4 6 ^ 
4 0.1 5.20, 5.34 5.25, 5.39 5.19, 5.36 
4 0.2 5.15, 5.30 5.27, 5.42 5.18, 5.32 
4 0.3 5.19, 5.29 5.25, 5.41 5.16, 5.33 
4 0.4 5.13, 5.28 5.29, 5.43 5.17, 5.33 
4 0.5 5.14, 5.33 5.25, 5.42 5.18, 5.32 
4 0.6 5.18, 5.35 5.28, 5.44 5.14, 5.27 
4 0.7 5.17, 5.33 5.26, 5.43 5.15, 5.28 
4 0.8 5.17, 5.33 5.25, 5.43 5.16, 5.30 
4 0.9 5.15, 5.31 5.27, 5.44 5.16, 5.30 
4 1.0 5.15, 5.31 5.27, 5.44 5.16, 5.30 
~ 5 0 5.31, 5.46 5.39, 5.54 5.27, 5.42~~ 
5 0.1 5.24, 5.39 5.19, 5.31 5.16, 5.34 
5 0.2 5.18, 5.32 5.18，5.35 5.18，5.31 
5 0.3 5.19, 5.33 5.21, 5.36 5.16, 5.32 
5 0.4 5.14，5.31 5.22, 5.37 5.16, 5.31 
5 0.5 5.12, 5.26 5.23, 5.36 5.22, 5.33 
5 0.6 5.15, 5.30 5.22, 5.34 5.20, 5.31 
5 0.7 5.16, 5.31 5.22, 5.35 5.20, 5.30 
5 0.8 5.16, 5.31 5.22, 5.35 5.19，5.29 
5 0.9 5.16, 5.31 5.22, 5.35 5.19, 5.29 
5 1.0 5.16, 5.31 5.22, 5.35 5.19, 5.29 
~ 6 0 0 5.32, 5.43 5.31, 5.45 " ^ 5 . 2 4 , 5.38~" 
6 0.1 5.15, 5.31 5.25, 5.39 5.18, 5.30 
6 0.2 5.17, 5.34 5.26, 5.45 5.12, 5.23 
6 0.3 5.14, 5.32 5.26，5.41 5.12, 5.27 
6 0.4 5.17, 5.34 5.25, 5.40 5.13, 5.29 
6 0.5 5.16, 5.31 5.25，5.41 5.16, 5.32 
6 0.6 5.15, 5.30 5.23, 5.41 5.15, 5.29 
6 0.7 5.16，5.31 5.22, 5.39 5.15, 5.30 
6 0.8 5.14, 5.30 5.22, 5.39 5.16, 5.31 
6 0.9 5.15，5.31 5.22，5.39 5.15, 5.30 
6 1.0 5.15, 5.31 5.22, 5.39 5.15, 5.30 
~ 1 0 5.33, 5.47 5.29, 5.42 5.21, 5 . 3 1 ^ 
7 0.1 5.18, 5.34 5.21, 5.33 5.19, 5.35 
7 0.2 5.19, 5.37 5.21, 5.33 5.21, 5.33 
7 0.3 5.17, 5.34 5.25, 5.36 5.15, 5.33 
7 0.4 5.17, 5.33 5.25, 5.41 5.18，5.34 
7 0.5 5.16, 5.32 5.25, 5.40 5.21，5.32 
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LWMS Policy Setup Rate 
BS W T r i m / F o r m 1 T r i m / F o r m 2 T r i m / F o r m 3 
~ 1 0 ^ 5.14, 5.33 5.28, 5.42 5.20, 5.33~~ 
7 0.7 5.15, 5.34 5.27, 5.42 5.18, 5.32 
7 0.8 5.15, 5.35 5.27, 5.42 5.18, 5.32 
7 0.9 5.15, 5.35 5.28, 5.42 5.18, 5.32 
7 1.0 5.15, 5.35 5.28, 5.42 5.18, 5.32 
~ 8 0 5.29, 5.43 5.29, 5.41 5.22, 5.38~~ 
8 0.1 5.10, 5.25 5.27, 5.42 5.17, 5.34 
8 0.2 5.26, 5.39 5.20, 5.34 5.17, 5.31 
8 0.3 5.19, 5.36 5.21, 5.37 5.18, 5.33 
8 0.4 5.18, 5.34 5.24, 5.42 5.15, 5.31 
8 0.5 5.21, 5.37 5.21, 5.38 5.13, 5.31 
8 0.6 5.22, 5.38 5.22, 5.37 5.13, 5.31 
8 0.7 5.22, 5.38 5.22, 5.37 5.13, 5.31 
8 0.8 5.22, 5.38 5.22, 5.37 5.13, 5.31 
8 0.9 5.22, 5.38 5.22, 5.37 5.13, 5.31 
8 1.0 5.22, 5.38 5.22, 5.37 5.13, 5.31 
~ 9 0 5.26，5.39 5.28, 5.45 5.14, 5 . 2 7 ^ 
9 0.1 5.16, 5.32 5.24，5.39 5.17, 5.30 
9 0.2 5.22, 5.36 5.22, 5.40 5.11, 5.25 
9 0.3 5.20, 5.35 5.20, 5.34 5.18, 5.32 
9 0.4 5.18, 5.35 5.20, 5.36 5.19, 5.35 
9 0.5 5.14，5.29 5.21, 5.34 5.24, 5.40 
9 0.6 5.14, 5.30 5.20, 5.34 5.24, 5.39 
9 0.7 5.14, 5.30 5.19, 5.34 5.23, 5.39 
9 0.8 5.14, 5.29 5.20, 5.34 5.23, 5.39 
9 0.9 5.14, 5.29 5.20, 5.34 5.23, 5.39 
9 1.0 5.14, 5.29 5.20, 5.34 5.23，5.39 
~ W 0 5.25, 5.39 5.18, 5.31 5.27, 5.40~~ 
10 0.1 5.24, 5.34 5.18, 5.34 5.13, 5.26 
10 0.2 5.17，5.30 5.21, 5.33 5.19, 5.31 
10 0.3 5.16, 5.33 5.18, 5.34 5.18, 5.32 
10 0.4 5.14, 5.33 5.25, 5.41 5.15, 5.29 
10 0.5 5.15, 5.30 5.25, 5.40 5.17, 5.31 
10 0.6 5.16，5.31 5.23, 5.38 5.17, 5.31 
10 0.7 5.15, 5.29 5.25, 5.39 5.18, 5.32 
10 0.8 5.15, 5.29 5.25, 5.41 5.17, 5.31 
10 0.9 5.15, 5.29 5.25, 5.41 5.17, 5.31 
10 1.0 5.15, 5.29 5.25, 5.41 5.17, 5.31 
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Idle Rate 
Policy T r i m / F o r m 1 T r i m / F o r m 2 T r i m / F o r m 3 
F I F O _ R E G A R D 0.00，0.00 0.00, 0.00 0.00, 0.00 
RANDOM—REGARD Q.QQ, 0.00 0.00，0.00 0.00，0.00 
F IFO_AVOID 1.05, 1.10 1.21, 1.27 1.46, 1 . 5 3 ^ 
RANDOM_AVOID 1.03，1.10 1.20, 1.26 1.48, 1.56 
L W M S Policy Idle Rate 
BS W T r i m / F o r m 1 T r i m / F o r m 2 T r i m / F o r m 3 
~ I 0 0.00，0.00 0.00，0.00 0.00, 0 . 0 0 ^ 
1 0.1 0.18, 0.25 0.24, 0.30 0.24, 0.32 
1 0.2 0.37, 0.43 0.43, 0.49 0.50, 0.56 
1 0.3 0.37, 0.44 0.45, 0.53 0.50, 0.57 
1 0.4 0.38, 0.45 0.46, 0.53 0.55, 0.63 
1 0.5 0.39, 0.46 0.44, 0.52 0.51, 0.59 
1 0.6 0.36, 0.42 0.45, 0.53 0.50, 0.57 
1 0.7 0.36, 0.44 0.43, 0.51 0.51, 0.59 
1 0.8 0.35, 0.43 0.44, 0.52 0.50, 0.59 
1 0.9 0.37, 0.44 0.45, 0.52 0.49, 0.56 
_ J 0 0.35, 0.41 0.42，0.50 0.48，0.56 
~ 2 0 0.01，0.04 0.02, 0.05 0.00，0.04^ 
2 0.1 0.45, 0.51 0.51, 0.58 0.36, 0.41 
2 0.2 0.45, 0.53 0.53，0.59 0.41, 0.47 
2 0.3 0.48, 0.55 0.58, 0.66 0.43, 0.50 
2 0.4 0.52, 0.58 0.58, 0.66 0.46, 0.52 
2 0.5 0.50, 0.58 0.58, 0.65 0.44, 0.50 
2 0.6 0.51，0.59 0.59, 0.66 0.43, 0.49 
2 0.7 0.51, 0.58 0.58, 0.65 0.43, 0.49 
2 0.8 0.50, 0.58 0.57, 0.64 0.44, 0.49 
2 0.9 0.50, 0.58 0.57, 0.65 0.44, 0.50 
_ ^ ] ^ 0.50，0.58 0.57, 0.64 0.44, 0.50 
~ 1 0T0 0.16，0.23 0.17, 0.22 0.12, 0.17~~ 
3 0.1 0.49, 0.54 0.56, 0.64 0.38, 0.44 
3 0.2 0.50, 0.57 0.56, 0.64 0.41, 0.48 
3 0.3 0.49, 0.57 0.58, 0.65 0.40, 0.48 
3 0.4 0.49, 0.56 0.58, 0.65 0.39，0.46 
3 0.5 0.50，0.58 0.57, 0.66 0.40, 0.47 
3 0.6 0.50, 0.57 0.58，0.65 0.40, 0.46 
3 0.7 0.50, 0.57 0.56, 0.63 0.40, 0.47 
3 0.8 0.49, 0.56 0.56, 0.64 0.39, 0.46 
3 0.9 0.49, 0.56 0.56, 0.64 0.39, 0.46 
_ J ^ 0.50，0.56 0.55, 0.63 0.40, 0.46 
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L W M S Pol icy Idle Rate 
BS W T r i m / F o r m 1 T r i m / F o r m 2 T r i m / F o r m 3 
~ 1 0 ^ 0.25, 0.29 0.31，0.39 0.21, 0 . 2 7 ^ 
4 0.1 0.44, 0.50 0.56, 0.63 0.39, 0.46 
4 0.2 0.45, 0.51 0.57, 0.64 0.40, 0.48 
4 0.3 0.45, 0.52 0.54, 0.61 0.40, 0.46 
4 — 0.4 0.46, 0.52 0.55, 0.63 0.42, 0.46 
4 0.5 0.44, 0.51 0.57, 0.65 0.39，0.45 
4 0.6 0.44, 0.51 0.55, 0.63 0.41, 0.47 
4 0.7 0.45, 0.50 0.56, 0.64 0.41, 0.48 
4 0.8 0.45, 0.50 0.56, 0.66 0.41, 0.47 
4 0.9 0.45, 0.51 0.56, 0.65 0.41, 0.46 
4 1.0 0.45, 0.51 0.56，0.65 0.41, 0.46 
~ 5 0 0.30, 0.37 0.40, 0.46 0.26, 0.33"~ 
5 0.1 0.46, 0.53 0.55, 0.63 0.39, 0.47 
5 0.2 0.48, 0.55 0.53, 0.61 0.43, 0.49 
5 0.3 0.46, 0.53 0.56, 0.62 0.42, 0.47 
5 0.4 0.46, 0.54 0.58, 0.65 0.41, 0.47 
5 0.5 0.47, 0.54 0.56, 0.64 0.42, 0.48 
5 0.6 0.46, 0.54 0.56, 0.63 0.42, 0.48 
5 0.7 0.45, 0.53 0.56, 0.63 0.42, 0.48 
5 0.8 0.45, 0.53 0.56, 0.63 0.43, 0.48 
5 0.9 0.45, 0.53 0.56, 0.63 0.43, 0.48 
5 1.0 0.45，0.53 0.56, 0.63 0.43, 0.48 
~ 6 0 0.35, 0.42 0.42, 0.51 ~~~0.32, 0.38~~ 
6 0.1 0.46, 0.54 0.54, 0.63 0.40, 0.47 
6 0.2 0.49, 0.55 0.55，0.62 0.41, 0.48 
6 0.3 0.50, 0.58 0.53, 0.61 0.42, 0.49 
6 0.4 0.48, 0.55 0.55, 0.62 0.43, 0.50 
6 0.5 0.48, 0.56 0.55, 0.62 0.40, 0.47 
6 0.6 0.48, 0.55 0.55, 0.63 0.41, 0.47 
6 0.7 0.48，0.55 0.56，0.63 0.41, 0.47 
6 0.8 0.48, 0.55 0.56, 0.63 0.40, 0.47 
6 0.9 0.48, 0.55 0.56，0.64 0.40, 0.47 
6 1.0 0.48，0.55 0.56，0.64 0.40, 0.47 
~ ^ 0 0.39, 0.46 0.44，0.51 0.37, 0.42"~ 
7 0.1 0.49，0.55 0.54, 0.61 0.42, 0.48 
7 0.2 0.47, 0.54 0.55，0.61 0.40, 0.46 
7 0.3 0.47, 0.55 0.56, 0.62 0.38, 0.45 
7 0.4 0.47, 0.55 0.54, 0.61 0.39, 0.46 
7 0.5 0.47，0.55 0.54, 0.62 0.40，0.46 
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LWMS Policy Idle Rate 
BS W T r i m / F o r m 1 T r i m / F o r m 2 T r i m / F o r m 3 
~ 1 0 ^ 0.47, 0.55 0.54, 0.61 0.39, 0.46~~ 
7 0.7 0.46, 0.55 0.55, 0.61 0.39, 0.46 
7 0.8 0.46, 0.54 0.55, 0.61 0.39, 0.45 
7 0.9 0.45, 0.54 0.55, 0.61 0.38, 0.45 
7 1.0 0.45, 0.54 0.55, 0.61 0.38，0.45 
~ 8 0 0.39，0.44 0.44, 0.53 0.35, 0 . 4 1 ^ 
8 0.1 0.50, 0.57 0.56, 0.64 0.41, 0.49 
8 0.2 0.47, 0.54 0.53, 0.62 0.39, 0.46 
8 0.3 0.47, 0.54 0.54, 0.62 0.40, 0.47 
8 0.4 0.48, 0.55 0.55, 0.62 0.40, 0.48 
8 0.5 0.46, 0.53 0.54, 0.62 0.40, 0.48 
8 0.6 0.47, 0.54 0.54, 0.61 0.41, 0.49 
8 0.7 0.47, 0.54 0.54, 0.61 0.41, 0.49 
8 0.8 0.47, 0.54 0.54, 0.61 0.41, 0.49 
8 0.9 0.47, 0.54 0.54, 0.61 0.41, 0.49 
8 1.0 0.47，0.54 0.54, 0.61 0.41, 0.49 
~ 9 0 0.40, 0.48 0.52, 0.59 0.36, 0 .42"~ 
9 0.1 0.48, 0.54 0.56, 0.66 0.39，0.46 
9 0.2 0.48, 0.54 0.55, 0.64 0.42, 0.49 
9 0.3 0.48, 0.56 0.55, 0.65 0.41，0.48 
9 0.4 0.48, 0.55 0.55, 0.63 0.38，0.46 
9 0.5 0.48, 0.54 0.55, 0.64 0.40, 0.47 
9 0.6 0.49, 0.55 0.55, 0.64 0.41, 0.48 
9 0.7 0.49, 0.55 0.55, 0.64 0.41, 0.48 
9 0.8 0.49, 0.55 0.55, 0.64 0.41, 0.48 
9 0.9 0.49, 0.55 0.55, 0.64 0.41, 0.48 
9 1.0 0.49, 0.55 0.55, 0.64 0.41, 0.48 
" l 0 0 0.42, 0.51 0.52, 0.58 0.36, 0.43~~ 
10 0.1 0.49, 0.56 0.57, 0.65 0.42, 0.50 
10 0.2 0.49, 0.55 0.56，0.62 0.41, 0.49 
10 0.3 0.48, 0.56 0.53，0.61 0.41, 0.49 
10 0.4 0.49, 0.56 0.52, 0.60 0.40, 0.49 
10 0.5 0.48, 0.56 0.53, 0.60 0.40, 0.49 
10 0.6 0.48, 0.56 0.53, 0.61 0.40, 0.48 
10 0.7 0.49, 0.56 0.53, 0.60 0.40, 0.48 
10 0.8 0.49, 0.56 0.53, 0.60 0.40, 0.49 
10 0.9 0.49, 0.56 0.53, 0.60 0.40, 0.49 
10 1.0 0.49, 0.56 0.53，0.60 0.40，0.49 
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B.3 Micro-Chips Testing Model 
B.3.1 WIP, Throughput, MCT and SDCT 
Policy W I P Throughpu t M C T SDCT — 
E D D - M A T C H 6.05，11.11 10116.96，18567.40 4.90, 8.99 3.70，6.83 
L W M S Pol icy “ 
BS W W I P Throughpu t M C T SDCT 
~ 1 0 6.04, 11.14 10116.65, 18566.83 5.12, 9.40 3.93, 7.26 
1 0.2 5.22, 9.61 10117.18, 18567.78 4.78, 8.78 3.77, 6.96 
1 0.4 5.29, 9.76 10117.37, 18568.15 4.81, 8.82 3.73, 6.90 
1 0.6 5.48, 10.08 10117.12, 18567.69 4.87, 8.93 3.75, 6.92 
1 0.8 5.56, 10.22 10117.04, 18567.53 4.95, 9.08 3.79, 7.00 
1 1.0 5.96, 10.99 10116.74, 18566.98 5.12, 9.40 3.92, 7.25 
~2 0 4.89, 9.01 ~~10117.15, 18567.73 4.72, 8.67 3.52, 6.51 
2 0.2 4.91，9.06 10116.97, 18567.62 4.68, 8.67 3.70, 6.67 
2 0.4 4.90, 9.04 10117.16, 18567.76 4.75, 8.71 3.51, 6.50 
2 0.6 5.04, 9.33 10116.63, 18566.81 4.80，8.81 3.54, 6.54 
2 0.8 5.16, 9.52 10116.78, 18567.06 4.85, 8.91 3.58, 6.62 
2 1.0 5.49，10.14 10116.96, 18567.40 4.98, 9.14 3.71, 6.85 
~ 3 0 0 4.92, 9.08~~10116.98，18567.43 4.67, 8.57 3.37, 6.22 
3 0.2 4.78, 8.81 10116.70, 18566.94 4.67, 8.58 3.36, 6.20 
3 0.4 4.93, 9.12 10117.08, 18567.60 4.70，8.63 3.39, 6.27 
3 0.6 4.97, 9.15 10116.87, 18567.25 4.75, 8.72 3.42, 6.31 
3 0.8 5.11, 9.44 10117.05，18567.55 4.80, 8.80 3.46, 6.40 
3 1.0 5.36, 9.89 10117.11, 18567.69 4.89, 8.97 3.57, 6.60 
~4 0 4.95, 9.12~~10116.97, 18567.43 4.66, 8.56 3.31, 6.10 
4 0.2 4.93, 9.11 10116.89, 18567.27 4.66, 8.56 3.30, 6.09 
4 0.4 5.05, 9.31 10116.73, 18566.95 4.67, 8.58 3.29, 6.07 
4 0.6 5.07，9.34 10116.91, 18567.29 4.71，8.64 3.33, 6.13 
4 0.8 5.11, 9.42 10117.16, 18567.80 4.76, 8.74 3.40, 6.28 
4 1.0 5.22, 9.65 10116.99, 18567.46 4.82, 8.84 3.50，6.45 
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L W M S Pol icy “ 
BS W W I P Throughput M C T SDCT 
~ 5 0 5.00, 9.21 10116.59, 18566.69 4.65, 8.54 3.32, 6.12 
5 0.2 4.97, 9.15 10117.04, 18567.56 4.65, 8.54 3.30, 6.08 
5 0.4 4.98, 9.19 10116.59, 18566.69 4.65，8.53 3.32, 6.11 
5 0.6 5.04, 9.30 10116.99, 18567.45 4.70, 8.63 3.37, 6.21 
5 0.8 5.14，9.46 10117.12, 18567.68 4.73, 8.68 3.39, 6.24 
5 1.0 5.09, 9.44 10116.89, 18567.27 4.78, 8.77 3.44, 6.34 
~ 6 0 4.94, 9.10 10116.96, 18567.40 4.61, 8.46 3.25, 5.98 
6 0.2 4.81, 8.90 10116.80, 18567.12 4.63, 8.50 3.27, 6.02 
6 0.4 4.94，9.10 10117.09, 18567.63 4.64, 8.52 3.27, 6.03 
6 0.6 4.99, 9.20 10117.10, 18567.67 4.66, 8.56 3.30, 6.09 
6 0.8 5.06, 9.32 10116.92, 18567.32 4.68, 8.60 3.34, 6.16 
6 1.0 5.10, 9.42 10116.87, 18567.25 4.72, 8.67 3.40, 6.28 
] 0 4.84, 8.93 10117.02, 18567.50 4.60, 8.45 3.26, 6.01 
7 0.2 4.75, 8.78 10116.79, 18567.09 4.61, 8.46 3.25, 5.98 
7 0.4 4.92，9.04 10117.05, 18567.55 4.62, 8.48 3.27, 6.03 
7 0.6 4.96, 9.15 10116.94，18567.34 4.64, 8.51 3.29, 6.05 
7 0.8 4.85, 8.93 10117.16, 18567.76 4.67, 8.56 3.34, 6.16 
7 1.0 5.12, 9.43 10116.96, 18567.40 4.68, 8.59 3.33，6.14 
~ 8 0 4.88, 8.98 10116.76, 18567.04 4.60, 8.44 3.25, 5.99 
8 0.2 4.89, 9.04 10116.89, 18567.27 4.61, 8.46 3.27, 6.02 
8 0.4 4.99, 9.22 10116.76, 18567.04 4.60, 8.44 3.25, 5.99 
8 0.6 5.06, 9.31 10116.84，18567.17 4.62，8.49 3.28, 6.04 
8 0.8 5.02, 9.23 10117.19, 18567.81 4.63, 8.50 3.31, 6.11 
8 1.0 5.04, 9.27 10116.56, 18566.68 4.65, 8.55 3.33, 6.14 
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B• 3• 2 Machine Utilization 
Digi tal Tester Analog Tester 
Policy Busy Setup ^ Busy Setup Idle 
E D D , M A T C H 25.18，26.13 1.93, 2.00 63.38, 64.37 26.42, 27.74 2.48, 2.60 63.00, 64.43 “ 
LWMS Policy Digi tal Tester Analog Tester 
BS W Busy Setup ^ Busy Setup Idle 
~1 0 25.09, 26.06 2.28, 2.36 63.09, 64.12 26.37, 27.70 2.53，2.65 62.99, 64.42 
1 0.2 25.09, 26.02 2.39, 2.49 63.00, 64.00 26.38, 27.70 2.53, 2.66 62.97, 64.41 
1 0.4 25.06, 25.98 2.35, 2.44 63.10, 64.07 26.39, 27.72 2.53, 2.65 62.98，64.41 
1 0.6 25.12, 26.11 2.29, 2.38 63.03, 64.07 26.43, 27.75 2.52, 2.64 62.96, 64.38 
1 0.8 25.14, 26.03 2.26, 2.34 63.14, 64.09 26.37, 27.71 2.52, 2.64 62.99, 64.42 
1 1.0 25.09，26.09 2.28, 2.36 63.06, 64.11 26.40, 27.75 2.51, 2.62 63.01, 64.43 
~ ^ O 25.10, 26.03 2.26, 2.35 63.13, 64.13 26.37, 27.71 2.59, 2.71 62.90, 64.34 
2 0.2 25.06, 26.07 2.20, 2.28 63.16, 64.22 26.13, 27.56 2.55, 2.68 63.11, 64.66 
2 0.4 25.13，26.13 2.18, 2.26 63.13，64.17 26.38, 27.75 2.56, 2.68 62.93, 64.40 
2 0.6 25.03, 25.98 2.16, 2.26 63.28, 64.30 26.36, 27.72 2.55, 2.66 62.95, 64.42 
2 0.8 25.03, 25.96 2.15, 2.23 63.33，64.31 26.37, 27.71 2.54, 2.66 62.96, 64.41 
2 1.0 25.11, 26.06 2.14，2.22 63.24, 64.23 26.37, 27.69 2.55，2.66 63.00, 64.41 
~ 3 0 0 25.10, 26.08 2.22, 2.30 63.14, 64.17 26.37, 27.71 2.61, 2.73 62.91, 64.37 
3 0.2 25.15，26.11 2.16, 2.25 63.16, 64.17 26.40, 27.73 2.58, 2.69 62.90, 64.35 
3 0.4 25.17, 26.16 2.16, 2.25 63.11, 64.15 26.37, 27.71 2.56’ 2.68 62.94, 64.38 
3 0.6 25.11, 26.08 2.15, 2.23 63.21, 64.23 26.38, 27.71 2.56, 2.68 62.95, 64.40 
3 0.8 25.15, 26.05 2.14，2.22 63.24, 64.19 26.36，27.68 2.57, 2.68 62.97, 64.40 
3 1.0 25.20, 26.14 2.13，2.21 63.16, 64.16 26.36, 27.71 2.56, 2.67 62.98, 64.42 
~ 4 0 25.10, 26.09 2.21, 2.29 63.14, 64.17 26.37, 27.71 2.60, 2.72 62.92, 64.37 
4 0.2 25.07, 26.10 2.17, 2.25 63.17, 64.24 26.39, 27.73 2.57, 2.68 62.93, 64.37 
4 0.4 25.10, 26.11 2.16, 2.24 63.16，64.22 26.37, 27.70 2.56, 2.67 62.97, 64.39 
4 0.6 25.11, 26.06 2.15, 2.23 63.23, 64.22 26.37, 27.71 2.55, 2.67 62.96, 64.41 
4 0.8 25.20, 26.17 2.13, 2.21 63.13，64.15 26.38, 27.73 2.56, 2.67 62.94, 64.39 
4 1.0 25.17, 26.15 2.14, 2.22 63.14, 64.17 26.36, 27.69 2.56，2.68 62.95, 64.39 
continued on next page 
84 
LWMS Policy Digital Tester Analog Tester 
BS W Busy Setup ^ Busy Setup Idle 
~ 5 0 0 25.10, 26.13 2.20, 2.28 63.11, 64.18 26.37, 27.72 2.60, 2.72 62.88，64.35 
5 0.2 25.17, 26.16 2.17, 2.26 63.10, 64.14 26.37, 27.72 2.54, 2.67 62.95, 64.40 
5 0.4 25.10, 26.13 2.20, 2.28 63.11, 64.18 26.36, 27.72 2.60, 2.72 62.88, 64.35 
5 0.6 25.18, 26.18 2.16, 2.24 63.09, 64.14 26.37, 27.70 2.54, 2.66 62.98, 64.42 
5 0.8 25.18, 26.15 2.17, 2.24 63.13, 64.14 26.35, 27.69 2.55, 2.66 62.98, 64.42 
5 1.0 25.11，26.15 2.16, 2.24 63.13, 64.22 26.39, 27.74 2.57, 2.68 62.92, 64.37 
~ 6 0 0 25.06, 26.03 2.21, 2.29 63.20, 64.22 26.37，27.70 2.58, 2.70 62.95, 64.37 
6 0.2 25.12, 26.09 2.19, 2.27 63.15, 64.18 26.39, 27.73 2.57, 2.69 62.93, 64.37 
6 0.4 25.11，26.08 2.18，2.25 63.18, 64.20 26.34, 27.70 2.57, 2.68 62.95, 64.40 
6 0.6 25.17, 26.15 2.17, 2.26 63.12, 64.14 26.34, 27.71 2.55, 2.67 62.97, 64.42 
6 0.8 25.17, 26.10 2.18, 2.27 63.15, 64.13 26.40, 27.71 2.55, 2.67 62.97, 64.39 
6 1.0 25.12, 26.09 2.18，2.26 63.16, 64.18 26.40，27.73 2.55, 2.66 62.95, 64.38 
~ 1 0 25.11, 26.05 2.21, 2.30 63.17, 64.16 26.40, 27.74 2.59, 2.70 62.90, 64.34 
7 0.2 25.10, 26.03 2.19, 2.28 63.20, 64.20 26.40, 27.72 2.56, 2.68 62.92, 64.36 
7 0.4 25.11, 26.06 2.21, 2.29 63.16, 64.16 26.36，27.72 2.57, 2.67 62.95, 64.39 
7 0.6 25.14, 26.12 2.21，2.28 63.11, 64.13 26.40, 27.75 2.55, 2.67 62.94, 64.39 
7 0.8 25.15, 26.15 2.21, 2.27 63.10, 64.13 26.39, 27.72 2.58, 2.69 62.93，64.36 
7 1.0 25.13, 26.08 2.20，2.28 63.15, 64.15 26.39, 27.70 2.56, 2.68 62.96, 64.37 
~ 8 0 25.11, 26.05 2.22, 2.30 63.16, 64.16 26.38, 27.73 2.57, 2.70 62.93, 64.39 
8 0.2 25.18, 26.08 2.20, 2.29 63.14, 64.11 26.38, 27.74 2.58, 2.68 62.93, 64.35 
8 0.4 25.11, 26.08 2.21，2.28 63.15, 64.17 26.35, 27.68 2.56, 2.68 62.97, 64.43 
8 0.6 25.12, 26.12 2.21, 2.30 63.09, 64.15 26.37, 27.72 2.55, 2.66 62.96, 64.41 
8 0.8 25.11, 26.12 2.20, 2.29 63.12, 64.17 26.38, 27.73 2.57, 2.67 62.93, 64.37 
8 1.0 25.10, 26.13 2.21, 2.29 63.09, 64.17 26.37, 27.71 2.56, 2.68 62.96, 64.39 
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Appendix C 
MANOVA studies on Weighted 
Factor and Batch Size 
C • 1 Two-Machines-Two-Products Model 
C.1.1 Least Weighted Slack Policy 
W i t h hypothesis testing, we state 
Weighted factor gives no effect on M C T and SDCT. 
By M A N O V A study, we got the following result, 
Degree of Freedom 
Wilks ' Lambda Rao's R on effect on error p-value 
0.017648 351.1798 20 1076 0.00 
The p-value is significantly small which we can conclude that the weighted factor 
shows significant effect on M C T and SDCT. 
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C.2.3 Least Weighted Mean Slack Policy 
W i t h hypothesis testing, we state 
Batch size gives no effect on M C T and SDCT. 
By M A N O V A study, we got the fol lowing result, 
Degree of Freedom 
Wi lks ' Lambda Rao's R on effect on error p-value 
— 0 . 0 2 7 1 7 2 275.2825 18 978 0 . 0 「 
The p-value is significantly small which we can conclude that the batch size shows 
significant effect on M C T and SDCT. 
C.1.3 Least Weighted Mean Slack Policy 
W i t h hypothesis testing, we state 
Weighted factor and batch size give no effect on M C T and SDCT. 
By M A N O V A study, we got the fol lowing result, 
Degree of Freedom 
Effect Wi lks ' Lambda Rao's R on effect on error p-value 
Batch Size 0.407543 339.1702 1^ 10778 0.00 
Weighted Factor 0.475362 242.7205 20 10778 0.00 
Interact ion 0.185660 79.0876 180 10778 0.00 
The p-value is significantly small which we can conclude that the weighted factor and 
batch size show significant effect on M C T and SDCT. 
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C.2 Assembly Lines Model 
C.2.1 Least Weighted Slack Policy 
W i t h hypothesis testing, we state 
Weighted factor gives no effect on M C T and SDCT. 
By M A N O V A study, we got the following result, 
Degree of Freedom 
Wi lks ' Lambda Rao's R on effect on error p-value 
0.000052 4391.612 20 636 0.00 
The p-value is significantly small which we can conclude that the weighted factor 
shows significant effect on M C T and SDCT. 
C.2.2 Least Mean Slack Policy 
W i t h hypothesis testing, we state 
Batch size gives no effect on M C T and SDCT. 
By M A N O V A study, we got the following result, 
Degree of Freedom 
Wi lks ' Lambda Rao's R on effect on error p-value 
0.000054 4334.229 18 578 0.00 
The p-value is significantly small which we can conclude that the batch size shows 
significant effect on M C T and SDCT. 
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C.2.3 Least Weighted Mean Slack Policy 
W i t h hypothesis testing, we state 
Weighted factor and batch size give no effect on M C T and SDCT. 
By M A N O V A study, we got the fol lowing result, 
Degree of Freedom 
Effect Wi lks ' Lambda Rao's R on effect on error p-value 
Batch Size 0.013126 2738.466 l 8 6 ^ 0.00 
Weighted Factor 0.008858 3096.498 20 6378 0.00 
Interact ion 0.000644 1360.778 180 6378 0.00 
The p-value is significantly small which we can conclude that the weighted factor and 
batch size show significant effect on M C T and SDCT. 
C.3 Micro-Chips Testing Model 
C.3.1 Least Weighted Slack Policy 
W i t h hypothesis testing, we state 
Weighted factor gives no effect on M C T and SDCT. 
By M A N O V A study, we got the fol lowing result, 
Degree of Freedom 
Wi lks ' Lambda Rao's R on effect on error p-value 
0.608937 8.050485 10 286 0.00 
The p-value is significantly small which we can conclude that the weighted factor 
shows significant effect on M C T and SDCT. 
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C.2.3 Least Weighted Mean Slack Policy 
W i t h hypothesis testing, we state 
Batch size gives no effect on M C T and SDCT. 
By M A N O V A study, we got the fol lowing result, 
Degree of Freedom 
Wi lks, Lambda Rao's R on effect on error p-value 
0.573164 8.755199 14 382 0.0"5~" 
The p-value is significantly small which we can conclude that the batch size shows 
significant effect on M C T and SDCT. 
C.3.3 Least Weighted Mean Slack Policy 
W i t h hypothesis testing, we state 
Weighted factor and batch size give no effect on M C T and SDCT. 
By M A N O V A study, we got the fol lowing result, 
Degree of Freedom 
Effect Wi lks ' Lambda Rao's R on effect on error p-value 
^ " B a t c h Size 0.761169 24.03904 U ^ 0.00 
Weighted Factor 0.919286 9.89333 10 2302 0.00 
Interact ion 0.919894 1.40197 70 2302 0.02 
The p-value is significantly small which we can conclude that the weighted factor and 
batch size show significant effect on M C T and SDCT. 
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